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Abstract
The design and implementation cycle of an 8 bit CMOS microprocessor is
discussed. The primary steps in the design procedure of the microprocessor consists of
instruction selection, instruction encoding and organizational specification. A simple
architecture is chosen to allow the emphasis of this investigation is focused upon the
entire design procedure,
Software behavioral models of functional blocks within the processor are used to
validate the architecture. The functional blocks are then replaced with logic circuit
models and tested.
After logical simulations of all blocks have been completed, physical simulations of
the logic circuits are performed using a SPICE like simulator to extract delay
characteristics of longest circuit paths. Using this delay information, a preliminary
estimate of processor speed is possible.
Layout of the processor is generated using the Department of Computer
Engineering's 2 uM CMOS Standard Cell Library.
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Introduction
Because of the sheer number of devices and the complexity of today's monolithic
microprocessors, techniques have evolved to effectively manage their design and
implementation.
In the early days of microprocessor development, it was common to build a
hardware prototype of the processor before integrating it onto silicon. The prototype
was built to enable the designers to validate proper system operation. With a processor
of 5,000 gates for example, this was no small undertaking. One small change in logic
could very well effect the operation of the rest of the system. Basic operational
problems also exist with prototype implementation. How could one be sure that the
problem with the circuit was a design flaw and not a broken trace, a loose wire wrap or
a faulty part? Also will the integrated circuit design operate properly or with the same
characteristics as the discrete hardware prototype?
After the design was validated, a physical layout drawing was created in order
fabricate the circuit on silicon. This was accomplished by using rulers and pencils to
draw the various masks on graph paper at a draftsman's table.
By today's standards however, a prototype is not only unwise but virtually
impossible to realize. With the number of devices on a single chip exceeding the 2
million mark, a discrete model would occupy a significant amount of area as well as
dissipate enough energy to heat a moderate size room. Also, the basic implementation
problems would still exist except that they would be exacerbated by several orders of
magnitude. The solution lies in using computers to model computers. More
specifically, in creating software that will behave like the proposed architecture.
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Once the architecture of a system has been established, it is possible to write
software to model its behavior. Intuitively enough, this type of software is referred to
as a behavioral model. Much of the time the architecture is broken down to reveal
some of the proposed organization as well. This is done in order to partition the
processor into functionally independent sections. The interface between individual
parts of the microprocessor can then be established and tested. This encourages a
modular design wherein techniques and even circuitry within a particular module may
be changed but not affect the operation of other sections, as long as the interface
remains constant.
After validation of the architecture has been completed, it is possible to start
creating logic circuit models to replace the behavioral models. This technique has
several advantages. Not the least of which is that by replacing behavioral modules
individually, the logic circuit designs may be tested with a
'perfect'
environment. What
this means is that if the processor simulation operated according to specifications with
the behavioral software models, then the replaced module can be the focus of attention,
and (hopefully) any problems encountered will be the result of the logic model. This
procedure is repeated until all modules in the design are composed of logic models.
After simulations of the logic models insure proper system operation, the
simulations of the physical circuit models must be made to verify that the device sizing
is adequate to drive the attached loads in the specified periods of time.
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1.0 Theory
The design and implementation procedure outlined in the Introduction section is
essentially the one followed in the completion of this microprocessor.
The first step was to create the architecture for the microprocessor. Because this
was an experiment in the design process as a whole, and not one devoted strictly to
computer architecture; a simple 8 bit architecture was chosen. The first step was to
write down all the instructions that were desirable to have in a microprocessor from a
software engineer's point of view. This list was successively reduced over several
iterations leaving the list designated Table 4 as the ALU related operations, Table 5 as
the shifter operations and Table 6 as the miscellaneous instructions.
The criteria for exclusion of instructions was based upon their functionality in
executing a reasonable program and intuition as to their difficulty of implementation.
The designer's conception of the format of the system organization and that fact that
this entire project was being done by him in the time span of approximately 1 school
year also played an important part in limiting the size of the architecture.
As one can plainly see in Tables 4-6 the list of instructions is simple and contains
nearly all the basic operations one would expect to find in any general purpose
processor on the market today. The columns define the instruction mnemonic, the
actual op-code for various addressing modes, the PSW (Processor Status Word) , and a
simple description of the operation.
The PSW is a nibble containing flags NZVC (Negative, Zero, Overflow and Carry).
These flags report the status of various operations performed by the processor and
allow for all standard conditional jumps.
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Depending upon the instruction, up to three different addressing modes could apply.
The first mode is register-register addressing. This is used when an instruction deals
only with data that is contained within registers. This mode applies to all of the ALU
related operations, the shifter operations and the multiply instruction.
Because the ALU operations may be used with any of the three addressing modes.
the General Instruction Format shown in Table 7 has three specific forms that
correspond to these addressing modes. For the register-register addressing mode, the
instruction format is as follows:
01xxx 100 -DDD-SSS
xxx: encoded ALU function
SSS: source register
DDD: destination register
TABLE 1 ALU Register-Register Instruction Format
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The next mode is immediate addressing which causes a constant 8-bit value to be
used in an operation. This mode is specified with the ALU instructions, load or store.
The format for ALU instructions in this mode is given by:
OlxxxOOO -DDD zzzzzzzz
xxx: encoded ALU function
DDD: destination register
ZZZZZZZZ: immediate data
TABLE 2 ALU Immediate Addressing Instruction Format
The last mode available is the direct addressing mode. Direct addressing requires
that along with the operation code the instruction must contain an 8-bit address where
the desired data resides.
OlxxxOlO -DDD ZZZZZZZZ
xxx: encoded ALU function
DDD: destination register
ZZZZZZZZ: address of data
TABLE 3 ALU Direct Addressing Instruction Format
The load and store instructions have only the immediate and direct addressing
modes associated with them. A register-register load or store has no meaning in this
processor.





































TABLE 4 ALU operations




LSR $C0 oxox Logical Shift Right
LSL $C8 xxox Logical Shift Left
ASR $D0 xxox Arithmetic Shift Right
ASL $D8 xxox Arithmetic Shift Left
ROR $E0 xxox Rotate Right
ROL $E8 xxox Rotate Left
Push $88 Push Register
Pop $80 Pop Register










MULT $98 reg-reg Multiply (c:d <- a*b)
SCB $B0 1 Set Carry Bit












NOP $00 No Operation (Idle Cycle)
TABLE 6 Miscellaneous operations
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Table 7 shows the general instruction format devised for the processor. Each of the




xxx: instruction specific field
R: register-register bit




TABLE 7 General Instruction Format
Some explanation of the possible values of each field and their uses is in order:
TT: the two bit operation type field is used to distinguish which of the general
types of operations the op-code belongs to. The basic types are 00 which
corresponds to a NOP, LOAD or STORE, 01 and 11 which indicates that the
encoded data bits are sent directly as control signals to the ALU and shifter
respectively, and lastly 10 is used to represent miscellaneous instructions whose
bits do not correspond to any special control line encoding.
xxx: these three bits determine which specific instruction is to be executed within a
specific operation type. For instance if the TT bits are 01 and these bits are 000
this would indicate an ALU add operation since setting the control lines of the
ALU to 000 would cause an add to be performed.
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R: this bit designates if the op-code is a register-register operation (R=l) or a
register
-memory function.
M: the data modifier bit works in conjunction with the R bit to more specifically
determine which type of addressing is used. When register-register addressing is
used this bit has no significance but should be set to 0. However if
register-memory addressing is used, an M=0 would indicate immediate addressing
and M=l represents direct addressing.
DDD: this field of the second byte determines where the results of an operation is
to be placed. It also specifies the first data source in register-register and
register-memory operations.
SSS: this field is used to specify the second data source in register-register
operations. It only becomes active when R=l.
ZZZZZZZZ: used to hold the data for an immediate data operation or the address
for a direct addressing mode function.
One additional note on the subject of instruction encoding. Since all of the shifter
related functions are by definition single register functions, the encoding scheme for
these is slightly different. Table 8 shows the modified format for shifter operations.
The only differences are that the instruction occupies only one byte and the
source/destination register is encoded in the three least significant bits of the
instruction.
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llxxxSSS
1 1 : specifies shifter function
xxx: encoded shifter function
SSS: source/destination register
TABLE 8 Shifter Instruction Format
Although there are truly only three addressing modes in which to deal with data in
operations, there are some instructions that do not use any of the aforementioned
addressing modes. These instructions could be classified as using inherent addressing
(TT=01) due to the nature of their operations.
One such instruction is multiply. This instruction has the source and destination
registers hardcoded into it. The way in which multiply works can be explained by the
following RTL statement:
C:D <= A*B
This equations states that the A register is the multiplier, the B register is the
multiplicand, and the C and D registers hold the most significant and least significant
bytes of the results respectively.
The instructions for Set Carry Bit (SCB), Clear Carry Bit (CCB), Jump, and Halt
also reside in the inherent category. All of these instructions have only one form,
except for the jump instruction which requires some explanation. As one can observe
from Table 6, the jump instruction has several forms which correspond to a jump on
certain conditions. In order for the instruction to jump to a new address, the address
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provided in the second byte of the jump instruction in the form of an eight bit
number
which corresponds to the absolute address of the destination.
The processor's address space was restricted to eight bits. This was done in order to
keep the address busses and data busses the same size, thus reducing the complexity
of
the processor. If the expansion of the address space to 16 bits or more is desired, the
same design techniques could be followed, and the same architecture used, with some
changes to accommodate the larger sizes.
If the word size of the processor and the address bus size are the same, then the
only changes that need to be made are that all
registers that hold data or addresses and
all of the data and address busses must be made large enough to accommodate the
new
word size.
If the address space is to be increased by a different amount than the word size,
then major design changes will have to be made. This will involve determining how
an
address will be fetched from memory on the data bus. One
technique would be to read
in portions of the address over several cycles. For instance
if the word size is to
remain eight bits but the address space is increased to a 32 bit size,
then an address
could be acquired from memory in four reads (one
read per byte).
There also remains the problem of reading this
address into an internal register such
as the Stack Pointer. One solution would
be to have an internal data bus of 32 bits.
During a data operation only
one byte of the bus is used.
Since the address and data busses of this
microprocessor are the same, the problems
just mentioned will not be addressed in
detail.
The Design and Implementation of
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1.1 Organization and Behavioral Modeling
The organization of the processor was developed in the later half of the architecture
specification. It includes partitioning the processor into several functional blocks.
These blocks along with descriptions of their functions and diagrams are presented here.
The first step in the implementation of this processor was to model each of the
processor's modules in software. Two languages were examined for this purpose. The
first was VHDL (VHSIC Hardware Description Language). After consideration, this
option was rejected because the release of the VHDL system available from RIT's
Department of Computer Engineering required a slightly different version of the
simulator than the one used by the basic EDA tools. This would prevent the simulation
of VHDL models with circuits using the RIT Department of Computer Engineering's
Standard Cell Library. Also, because this VHDL was an Alpha release from Mentor
Graphics it was not a full implementation of the language. It was felt that a significant
amount of effort would be required to overcome problems associated with this version
of the software that could be used instead to concentrate on the project at hand.
The language that was chosen was Mentor
Graphics'
BLM (Behavior Language




Quicksim Logic Simulator. This proved to be a good choice because of the
author's familiarity with C, and the ease with which one could construct these models.
After the organization had been decided upon, the interfaces to the various modules
were available. The first step in constructing a BLM was to create a symbol for the
part in SYMED (Mentor Graphics Symbol Editor) symbol that was graphically
meaningful. For instance the BLM for the ALU was constructed to take on the standard
'V like shape (Figure 7) normally associated with an ALU. These symbols could then
be interconnect with NETED, the Mentor
Graphics'
Schematic Editor, to interface the
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modules with one another.
In the descriptions of the processor that are presented here, all control signals are to
be considered active high signals unless otherwise specified.
An important point that must be stated here is the author's use of reading and
writing as they apply to functional blocks and circuits within the
processor. Because
the functional blocks were created and modeled on a individual basis, the use of the
terms read and write is different than the one normally used. For instance a
register is
said to write when it presents its stored data on an output bus. Similarly, a registers
reads when it captures data at one of its inputs. This convention is
maintained
throughout the entire processor description.
The Design and Implementation of
an 8 bit CMOS microprocessor J. Correll
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Figure 1 Block Diagram of Processor
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1.1.1 Control Unit (CU)
This block performs as a Mealy state machine, therefore the BLM that was written
to emulate it was created with a memory of its current state, a knowledge of its input
values and the execution steps it should take according to the Control Unit Control
Flow Chart found in Appendix A.
If one reads the next few sections describing the input and output pins of the
remaining blocks, a good understanding of most of the pins on the CU can be gained.
However, there are still a few pins that require explanations:
illegal_instr: This output is raised when an illegal instruction occurs.
read: This output is used to indicate when the instruction register must read its
input bus..
i0(7:0): By directly connecting the CU to the iO bus, the PSW from the flags
register is used during a conditional jump, to determine if the condition is true or
false.
psw_mux: This is a control signal connected to a multiplexer which chooses the
PSW output from the ALU or the shifter and routes it to the Flags Register Input.
mux_sel: This is also a control signal to a multiplexer except that this chooses
between the output of the shifter or the ALU.
mux_oe: This control signal enables or disables the multiplexer's tri-state output
from the ALU or shifter to the iO bus.
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Figure 2 Control Unit Block Symbol
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1.1.2 Instruction Register (IR)
This register is a read-only register that accepts an instruction byte and decodes the
operation of that byte. It provides the control unit with information such as instruction
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Figure 3 Instruction Register Block Symbol
The decoding of opcodes read from memory is performed by combinational circuitry
attached to the read-only register. The BLM decoding was performed in a
straightforward manner by reading in data from the ibus input when the elk and read
inputs were both high. After the data was acquired, the byte was cast into a C union
structure so that individual bit fields could be addressed. This would allow for simple
conditional statements to be used in determining how the output lines should be set for
the CU.
The determination of what output lines the instruction register would have was
decided during the instruction encoding phase of design. The output lines can be
directly associated with different cases discussed in the instruction encoding section.
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For instance when the reg output is high it indicates a register-register instruction.
Similarly if the alu_op line is high then the bits contained in the instr(2:0) bus are
routed directly to the ALU as control signals. All of the other signals are fairly obvious
with the exception of src_dest(2:0) which is the source/destination register specification
for a shift register instruction.
1.1.3 General Purpose Registers
These 4 registers (denoted A,B,C and D) are used as intermediate locations to hold




















Figure 4 General Purpose Register Block Symbol
Since all of registers in the processor were to operate similarly, the BLM code (and
later the logic circuit schematics) was simply copied and altered to suit the individual
requirements of specific registers. The construction of the General Register models
The Design and Implementation of an 8 bit CMOS microprocessor J. Correll 6/29/92 - 1 8-
was done in this way; using the basic code from the Instruction Register, modifications
were made to include two input and two output busses, a pin for selecting the bus (a or
b), a pin for selecting the mode (a high on the read line would read an input bus, a low
would write to an output) and an enable pin.
1.1.4 Stack Pointer (SP)
The Stack Pointer Register is used to maintain the address used in pushes and pops
(and also in subroutine jumps if implemented). This register is essentially the same as
the General Purpose Registers with the exception that it can automatically increment or






















Figure 5 Stack Pointer Register Block Symbol
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1.1.5 Flags Register (Flags)
The Flags Register was designed to maintain the four PSW bits and have the ability
to set or reset the carry bit on command. Although the input il and output oO are shown
to be eight bits wide this was done only to make the register compatible with the
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Figure 6 Flags Register Block Symbol
It is plainly obvious that the Flags Register has only one output, this was done
because the only place that the PSW need go was to memory to be written as data and
through the ALU during a CMP instruction. The lack of another output bus was also
advantageous since it allowed for an unused combination of the register's inputs to serve
as the means of setting or resetting the carry
bit. When the bus_sel input was set high
and the read input was low (thus attempting to write to a nonexistent output bus ol the
register would assign the value of the sc (set carry) input to the carry bit in the register.
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1.1.6 Arithmetic Logic Unit (ALU)
The ALU was conceived to be a generic, combinational circuit having 2 data bus
inputs (a and b) and one resultant data output. Also present was a 4-bit control bus to
select among the nine available functions, and a 4-bit bus output containing the PSW.
func C8: 0)
Figure 7 ALU Block Symbol
The nine functions that the ALU will perform can be found in Table 4 with the
addition of a pass_a and pass_b modes that will pass the a and b inputs respectively
through to the output. If one looks at the ALU instruction chart, it is apparent that
there is no ADD instruction with a carry in. This was excluded in order to make the
ALU more simple.
The PSW output of the ALU will change whenever data is presented at the inputs
of the ALU. However, this output will not be stored in the Flags register until the
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appropriate control signals are applied. In this way, the PSW output may still be
referred to as the Processor Status Word since it is not stored on a cycle to cycle basis
but rather on an instruction basis.
Upon completion of the ALU specifications, the C code for the block was written
and may be found in Appendix C.
1.1.7 Multiplier (Mult)
The multiplier was the simplest of the BLMs to create. It simply multiplied the
values of both inputs together and wrote the high byte to the out_hi(7:0) output and the
low byte to the out_lo(7:0) output when the oe input was high. Since the multiplier was
a combinational circuit, the BLM was written to emulate a combinational circuit. This
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Figure 8 Multiplier Block Symbol
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1.1.8 Memory Data Register (MDR)
This register has read/write access to all 4 data paths as well as write capability of
high and low nibbles to the CU. The purpose of the high/low nibble write is to allow

















Figure 9 Memory Data Register Block Symbol
The MDR again used the basic register BLM code. The exceptions this time were
that the MDR had only one input and one output bus thus eliminating the need for a
busjsel line. However there were two additional four bit output busses added:
hi_nib(7:4) and lo_nib(3:0). These two busses were used to transport the hi and low
nibbles of the second byte in an op-code (that which contained the source and
destination registers when applicable) to the Control Unit.
These two additional busses were easily implemented. By simply using logical bit
masks and shifts the appropriate nibbles of the store data byte could be separated and
sent out on the correct bus.
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1.1.9 Shifter
The next block of the processor to be created was the shifter. Since all of the
functions in the data path of the processor were to be completed in 1 clock cycle, it
was decided that a shifter using switching techniques would be used. It would have a
data input and output as well as inputs for control lines and an PSW output. Although
Figure 10 shows a four bit wide PSW bus, the only pertinent signals are N, Z, and C
since an overflow will never occur in the shifter.
Gin dip (7:0)
qxs w ( 3 : 0 )





Figure 10 Shifter Block Symbol
The shifter block diagram also shows a carry-in input (cin) which is used to input
the value of a carry bit for a ROL or ROR operation. This carry bit is provided by the
Flags Register.
1.1.10 Bus Unit (BU)
This module was the most complicated model to create and to debug due mainly to
its functional complexity. It is a state machine in itself responsible for interfacing with
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the external environment.
This module also maintains the PC due to the fact that all addressing operations are
absolute and not offset from the PC or any other register. Within the BU is a hardware
queue four bytes deep that is used to store instructions that have been fetched from
memory at the location specified by the PC. When not synchronized with the CU to
perform some specific task, the BU attempts to keep its prefetch full.
Upon system reset, the Bus Unit will bootstrap the processor from a hardcoded
memory address. When a reset occurs, the bus unit will automatically read address $00
and fetch that byte which is actually a pointer to the first instruction of the program
code to be executed.
The inputs and outputs are described as follows:
inbus(7:0): This input bus is used to present data that is to be written into memory
to the bus unit.
addr(7:0): This input bus is used to provide the proper address information to allow
the bus unit to write data to, or read data from external memory. This bus is also
used to load the Bus Unit's PC register with an instruction address.
outbus(7:0): This bus takes the data from the bus unit to other parts of the processor.
The data carried on this bus is from a memory read or a request to the bus unit for
the next op-code in the prefetch.
func(3:0): The bus unit has five possible requests that can be made of it. These
include:
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jump_taken: This function informs the bus that a jump was taken. It should clear the bus
units'
prefetch queue and accept the address on the addr bus as the new memory location to begin an
instruction fetch.
write: The data on the inbus is written in the location specified by the addr bus.
read: The data at the address specified by the addr bus is read and placed the it on the outbus.
next_opcode: The control unit is requesting the next op-code in memory. If the bus_unit has the
data in its prefetch, it immediately presents it on the outbus and raises the datajvalid signal. If
the data is not in the prefetch, the BU makes the CU wait unit it can fetch it from memory and
then raises the data_valid signal.
direct_fetch: The BU takes the first byte in the prefetch and uses it as the address from which to
read a data byte. If the prefetch is empty, then the BU gets the next byte and then does the fetch.
enjunc: This signal enables a command given to the bus on it on the func bus.
data_valid: This output signal is used to inform the CU that the bus unit is
presenting the data requested on the outbus.
dbus(7:U): The bi-directional data bus to the memory chip.
abus(7:0): This is the address bus to the memory chip.
oe: The control signal that allows the memory chip to write to the dbus.
we: This signal causes memory to latch the abus and dbus during a memory write.
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reset: This signal informs the BU that a reset condition is in effect and that it
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Figure 1 1 Bus Unit Block Symbol
The bus unit also offers several features that make it unique. One feature involves
the Direct Fetching operations. When an instruction is in the direct addressing mode,
the next byte in memory is the address of the data. The bus unit has the capability of
automatically taking the first instruction from the internal prefetch and writing it to
memory as the address. This prevents the needless reading and writing of a memory
address register. An Control Flow Chart of the Bus Unit is located in Appendix B.
In addition it was decided that the processor would have four 8 -bit data buses two
of which would connect the register outputs to the ALU, multiplier and the BU and
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two that would connect the outputs of the ALU, multiplier and BU to the register
inputs.
2.0 Logic Circuit Construction
Once the BLM simulations were completed and the architecture and the
organization were validated by running a variety of test programs, the functional blocks
of the processor were replaced with logic circuit models.
The general testing philosophy was that blocks would be constructed from logic
parts to functionally emulate the BLMs. The new logic circuits would be thoroughly
tested in a stand alone fashion. Once this segragated testing was completed, the new
hardware block would be placed into the software model of the entire processor and the
test vectors re-run.
It was originally intended to use this procedure until all the blocks of the processor
were replaced and a model composed of only hardware could be tested. However, due
to the large number of logic circuits in the design and the relative inefficiency of
circuit models compared to software models, it was decided that only a few logic
blocks would appear in the design at any one time. Although this approach may not
uncover all of the problems associated with an all-logic version of the processor, it was
felt that the results would be acceptable due to the constraint that the processor's
fabrication was not imminent.
After logic simulation of each the circuit blocks was completed using Mentor
Graphics'
logic simulator Quicksim, the circuits were physically simulated using a
SPICE like simulator also from Mentor Graphics called Accusim. This physical
simulation was done in order to extract the delay times of the components thus
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providing an estimation of maximum clock speed for the processor.
A careful examination of the logic circuit design was used to determine the longest
delay paths. The delay time is designated as the elapsed time from 50% of final value
of the input signal to 50% of final value of the latest output signal. To simulate




The logic parts (and layout cells) used in this processor were taken from the RIT
Department of Computer Engineering's 2 um CMOS Standard Cell Library created by
Larry Rubin. They will henceforth be referred to as The Library. Those parts that were
required but not present in The Library were completely developed and tested. These
cells will be discussed in detail in Appendix E.
The following is a brief description of The Library components used that are not
immediately obvious:
buf - buffer circuit implement with two inverters
cmux2 - 2 input mux
cmux4 - 4 input mux
crxfr
- CMOS resistive transmission gate
cxfr
- CMOS transmission gate
dff - D-type Flip-Flop
dffar - D-type Flip-Flop with asynchronous reset
dffarcr - D-type Flip-Flop with asynchronous reset; active high clock
dffarscr - D-type Flip-Flop with asynchronous reset and set; active high clock
dffascr - D-type Flip-Flop with asynchronous set; active high clock
dlat - D latch
dlatar - D latch with asynchronous reset
ietri - tri-state inverter
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2.1 Control Unit
The largest of the functional blocks to be implemented was the Control Unit. It's
large size is due chiefly to the sizable PLA implemented to produce the many signals
needed to control the other blocks in the processor.
The input signals to the Control Unit are relatively few (compared to the number of
outputs). The majority of these signals originate in the Instruction Register.
The schematic in Figure 12 is the top level hierarchical diagram of the Control
Unit. Upon examination of this schematic, one immediately notices that there are
several large functional blocks present.
The block designated PPLA (Positve clock edge PLA) is the PLA and associated
latches used to generate most of the signals that occur in the control unit. A more
detailed description of the contents of the PPLA block is found in Figure 13. This
figure actually only consists of the
transistor logic for the PLA (POS_PLA) and the
latches used to capture the output signals when they are valid. The internal circuitry of
the POS_PLA block will not be shown because the sheer size of the circuit
precludes
any detail from being shown when printed.
The NPLA (Negative clock edge PLA) is used to generate control signals on the
negative clock edge. This block is architecturally the same as the
PPLA block with
Figure 14 showing the block
diagram containing the transistor level logic of the
PLA
(NEG_PLA) and the signal latches. The
transistor schematic of the NEG_PLA is also
too dense to show much detail, so again, this
schematic is excluded.
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Figure 12 Logic Circuit of Control Unit
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Figure 13 Logic Circuit of Control Unit Positive Clock PLA
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Figure 14 Logic Circuit of Control Unit Negative Clock PLA
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The next most sophisticated block in the design is the Register Control
(REG_CNTRL) logic. This block is used to control the operation of the General
Purpose Registers, MDR, SP, and the Flags Register. Since it is required that these
registers be operated from the Control Unit itself, or from another source such as the
source/destination byte of a register-register instruction a scheme of multiple control
points for each register had to devised. The REG_CNTRL block serves this purpose.
At the top of the Figure 15, one notices that there are en, read, and bus_sel (where
applicable) lines for each of the registers that are fed directly into OR gates whose
outputs go directly to the respective registers. These inputs are fed from the POS_PLA
and NEG_PLA directly to operate specific registers at a particular time (such as the
hardcoded register designation during a MULT operation)
In the middle of the schematic are located three functional blocks called
REG_DECODE (Register Decode). These blocks take the register encoded bits that
appears in the source/destination bye or the last three bits in the shifter instruction and
decodes them to operate the processors registers. Each of these blocks also have an
enable line which controls whether or not the encoded bits the blocks represent are
decoded and passed out of the block. A logic level diagram of the REG_DECODE block
may be found in Figure 16.
This technique of register decoding relies on the assembler used with the processor
to ensure that first, no reference is made to a nonexistent register and second, that a
conflicting signal to a register does not occur
(such as one register being told to read
and write at the same time).






























Figure 15 Logic Circuit of Register Control Block
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Figure 16 Logic Circuit of Control Unit Register Decode Circuitry
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The next block to be discussed is the ALU_CNTRL (ALU Control) block. This
logic was necessary due to the fact that the ALU needed to be controlled either through
an op-code such as AND, or by the Control Unit explicitly for such things as a CMP
which actually subtracts one value from another.
The output labeled compare checks to see if the instruction being processed is the
CMP instruction. If it is, the Control Unit needs some indication so that it does not try
to write the result of the subtraction into any register other than the flags register. The
one AND gate used to perform this function could have been placed in the IR and
another output from the IR to the Control Unit could have been added. There is no
advantage to placing it in one place versus the other.
o 1 u_o p ( 3 : Q )
Figure 17 Logic Circuit for ALU Control
The last block of circuitry in the Control Unit is
the JUMP_CNTRL (Jump Control)
logic. This circuit compares the type of
conditional jump that is being processed to the
data received from the Flags Register (the lower
nibble of bus iO). If there is a match
between these two values, a high jump_good
signal is passed into the POS_PLA where
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CMOS microprocessor J. Correll 6/29/92
-37-







Figure 18 Logic Circuit for Jump Control
The worst case circuit paths in the PLA are defined as those signal paths with the
largest number of transistor gates attached to them. These paths would have the largest
load capacitance and therefore react the slowest to input stimuli. After simulation of
these circuit paths in the Control Unit PLA, the propagation time was measured to be
63 nS.
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2.2 Instruction Register
Although this register is discussed before the General Purpose Register in the next
section, it was that register that served as the basis for this design.
The circuit for the Instruction Register can be found in Figure 19. On the left
portion of the diagram, one can observe the storage portion of the register (a more
detailed explanation of circuit operation can be found in the following section 2.3 ).
The instruction decode portion of the circuit demands the most attention. Because of
the way in which the instructions were encoded, the most effort (and circuitry) went
into the decoding of the
'special'
functions such as: Pop, Push, Jump, etc. The
remaining circuitry is there simply to decode the addressing mode, general category of
the instruction (alu_op, shift_op, nop) and whether the instruction is illegal or not.
An output listing from the Quicksim simulation of the Instruction Register can be
found in Appendix D.
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Figure 19 Logic Circuit of Instruction Register
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2.3 General Purpose Registers
The general register logic design was made a straightforward exercise by using the
d flip-flops blocks designated DFF in The Library. The logic diagram of the register



























FOR I := 0 TO 7
oO (7:0)
-ol (7:0)
Figure 20 Logic Circuit of General Purpose Registers
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The basic operation of the register is simple, the external logic is configured such
that the DFF is always accepting data into its master stage. The DFF will latch the
data into the slave stage when a high signal is placed in the read and en inputs. The
input bus_sel merely causes the input multiplexer to select which of the two busses
data is accepted from. The bus_sel input also causes one of the tri-state output buffers
to become active when the read signal is low and the en signal is high.
The basic design used in this register will serve as the basis for the design of later
registers such as the Stack Pointer Register and the Flags Register.
Figure 21 below is a plot of the logical simulation results for the general register.
By examining the diagram, one can observe that the inputs of the register iO and il are
presented with $AA and $CC respectively. When the en and read signals are both
activated at time 10.0, the register captures the data present at its iO input since the
bus_sel line is low. This data is then written out to the oO output at time 39.0.
Similarly the value of $CC is read in from il and written to ol.
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Figure 21 Logic Simulation Results of General Register
The general purpose register was also tested using the Accusim simulator to obtain
the time delay of stable signals appearing on the register's output when a write occurs.
The signal rise time was 3.56 nS and the fall time was 4.05 nS.
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2.4 Stack Pointer
Probably the most difficult register to implement in this processor was the Stack
Pointer. The complication of design arises from its need to be self-incrementing and
self-decrementing. Much time was spent on this design and several different schemes
were tried. The final choice was the simplest conceptually and the most
straightforward to implement. By using a bank of adders and asychronously setable and
resetable flip-flops it was possible to perform the functions at a reasonable speed with
a tolerable circuit size.
The basic register design came from the General Purpose Register. However, due
to the extra functionality required by this register, many additions were made.
Upon
examination of Figure 22 one can pick out the basic circuitry ported from the
General
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Figure 22 Logic Circuit of Stack Pointer Register
Purpose Register schematic. The way in which the self-incrementing/decrementing is
performed is as follows:
1. When either the inc or dec input is raised the DLAT (d-type latch)
circuit captures the present value of the register. The output of the DLAT is
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fed into the appropriate bit position in the adder bank.
2. The inc control line is used to determine if number added to the present
value of the register is 01 or FF, which would be increment or decrement
respectively.
3. The two NAND gates at the rst* and set* inputs of the DFFARSCR
flip-flop is used so that the output of the respective adder block is used to set
the flip-flop (if the adder output is 1) or reset the flip-flop (if the adder output
is 0).
Since the circuitry contained in this register is very similar to that of the General
Purpose Register, it shares the rise and fall time of that register as well. The times
required for incrementing and decrementing the values stored in the Stack Pointer were
found to be 5.6 nS for both operations. The time was the result of incrementing $FF by
1 and decrementing $00 by 1. These operations caused a carry bit to be propagated
throughout the entire adder circuit, thus making it the longest path.
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Figure 23 Results of Stack Pointer Simulation
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2.5 Flags Register
All registers presented thusfar have been eight bits wide. The Flags Register is the
exception. Because there are only four PSW bits, it was not necessary to build a byte
register. The previous requirement of 2 output busses was also not implemented here,
since the PSW needs only to pass through the ALU or go to the BU to be written to
memory. A more detailed explanation of the general design considerations of the Flags
Register can be found in Section 1.1.5.


































FOR I := 1 TO 3
-00 (7:0)
Figure 24 Logic Circuit of Flags Register
The logic to implement the setting and resetting of the carry bit was a simple
matter of decoding the bus_sel, read, sc and en signals so that when a write to busl was
attempted the register holding the carry bit would take on the value of the sc line.
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A test trace of the Flags Register is found below in Figure 25. As once can see
from the oO output, the value stored in the register is 0x08. The value then changes to
0x09 when a write to busl is attempted and sc is high. Similarly the stored value
returns to 0x08 when sc is low and another write is performed.
This register is also a virtual clone of the General Purpose Register. Therefore a
physical simulation will not be presented here and the delay times of this register are
considered to be the same as those of its origin register.
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Figure 25 Simulation Results of Flags Register
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2.6 ALU
The ALU was one of the most interesting circuits in the processor to design. The
ALU is based on the Full-Adder circuit. It was noticed that the Full-Adder truth table
contained several logic functions embedded in it. By examining Table 9 it is noticed
that if the C variable is maintained at 0, then the Sum column is actually B A, the
Carry column is BA. And if C is made a 1 then the Sum and Carry columns become
B A and B+A respectively.
c BA Sum Carry
0 00 0 0
0 01 1 0
0 10 1 0
0 11 0 1
1 00 1 0
1 01 0 1
1 10 0 1
1 11 1 1
TABLE 9 ALU Truth Table
By making these observations, it was apparent that four of the nine functions (B A
was not used and addition is the function of the Full-Adder) were already available for
use. A scheme was developed using extra logic, to create the remaining functions. The
following table summarizes the remaining functions to be implemented and the
technique in which it was done.
NEG B: B = B ; A = 0, Carry-in = 1
NOT B: B = B ; A = 0
PASS_A: B = 0 ; A = A
PASS_B: A = 0 ; B = B
SUB: B = B; A = A
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Signals that needed to be inverted for use in the full adder were passed through
Exclusive-Or gates which served as programmable inverters. At certain times, a zero
was required at one of the inputs to the adder. This was accomplished by AND gates
placed before the Exclusive-Or gates which could be made to pass a 0 simply by
placing a low signal on one of its inputs.
The problem of choosing between the Sum and Carry column functions was easily
solved through the use of multiplexers at the output. These multipliexers were
controlled by the decode logic to select the proper adder outputs.
The last circuitry to be implemented was that which generated the PSW bits. The
Carry bit (when applicable) was simply the Carry-out of the most significant Full-adder
block. The Sum output of the most significant stage was passed as the Negative bit.
The zero signal can be described by the equation: Zero = a7-a6-...-a0. Finally the
Overflow could only be true during an add when the most significant bit (MSb) of the a
and b inputs differed from the MSb of the output, or O = out(7)-a(7)-b(7) +
out(7)-a(7)-b(7).
Physical simulations of the ALU through its longest circuit paths were performed to
calculate the maximum time required for the output lines to settle at correct values.
The traces of the simulations are too large to be seen clearly when printed so they will
be excluded. The maximum circuit path involved an add with a carry that
propagated
though the entire circuit. This can be realized by adding $FF with $01. Since the
adder design is essentially a ripple adder, the carry
must pass through the entire circuit
before the carry bit of the
PSW will become valid. The low to high signal delay time
for all of the outputs was measured to be 9.77 nS and the
high to low delay 53time was
8.11 nS.
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Figure 26 Logic Circuit of ALU
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2.6 Multiplier
The next block to be discussed is the multiplier block. Figure 27 is a schematic of
the highest level of hierarchy in the multiplier. The core has 16 inputs (2 eight-bit
busses) and a 16 bit output broken into two bytes outjii and outjo. The results of a
multiplication appear at the outputs and are permitted out of the circuit when the oe
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Figure 27 Logic Circuit of Highest Multiplier Hierarchy Level
The multiplier core (mult) is shown in Figure 28 as a
combinational circuit made
up of mainly
full adder blocks and NAND gates. The algorithm for multiplication is
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Figure 28 Logic Circuit ofMultiplier Core
Figure 29 is an example of a few numbers passed into the multiplier during a test
run.
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Figure 29 Simulation Results ofMultiplier
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Because of the complexity of the multiplier and its presence in the data path, it was
expected that this block would be the limiting factor in the speed of processor
operation. By examining the circuit, it is possible to deduce that the longest circuit
path that is used in the multiplication of $FF by $FF. Using Accusim, the time for all
signals to become stable with this multiplication was found to be 14.89 nS.
2.8 Memory Data Register
The register that was by far the easiest to implement is the Memory Data Register.
The circuitry is the same as that of the General Purpose
Register except for its
simplicity. By examining Figure 30 it can be see that the logic for the
register is
straightforward because of the existance of only one input and one output
bus. The only
new additions to the basic design were the high and low nibble busses which required
no extra logic.
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Figure 30 Logic Circuit ofMemory Data Register
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Figure 31 Simulation Results ofMemory Data Register
The Design and Implementation of an 8 bit CMOS microprocessor J. Correll 6/29/92 -59-
2.9 Shifter
The construction of the shifter circuit was simple. Since the shifter was to be
combinational it could be done by simply switching bit positions within the byte being
operated on. The most straightforward way to accomplish this was through the use of
multipliexers. This was also the most efficient way to accomplish the shifting due to
the fact that the multiplexers were implemented using CMOS transmission gates.
There are two varieties of multiplexers used in the design. The middle six bits use
two input muxes to shift either left or right. The most and least significant bits require
four bit (actually four and three bits respectively since the LSb does not maintain a sign
bit on an ASL or LSL, which are functionally identical) muxes because of the
possibility of replacing those bits with the carry-in bit, a zero, the sign bit. or a shifted
bit.
There is also logic present to generate the PSW. The Zero bit is evaluated in the
same way as it was for the ALU (see Section 2.6). The Overflow bit is always set to a
low since no overflow is possible in the shifter. The most significant bit is passed out
as the Negative bit and the carry bit is the original din(7) or din(O) for a left shift or
right shift respectively.
After logical simulation, the longest path in the circuit was simulated with
Accusim to obtain the limiting propagation time. The actual propagation time for a
stable signal through the shifter was 1.82 nS using an ROR instruction which imports a
new carry bit. The time that limits the
speed of shifter operation was that required to
generate the PSW. The time until the Zero bit became stable was 5.18 nS. This is to
be expected since the generation of this bit requires all other bits to be stable.





Figure 32 Logic Circuit of Shifter
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Figure 33 Simulation Results of Shifter
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2.10 Bus Unit
The circuit shown in Figure 36 is the top level schematic of the Bus Unit. This
block was the most complicated to design of the entire processor. The complexity
arose from the many functions that it performs such as reading from and writing to
memory, and maintaining the prefetch and the functions involved with the prefetch,
like direct fetching.
The PLA and its associated latches is shown in Figure 37. This PLA controls the
various other parts of the Bus Unit. The latches are used to capture the outputs of the
PLA when they become stable.
The next schematic, Figure 38, is that of the Bus Unit Timer. This timer is used
to provide adequate setup up and hold times for writes and reads to and from memory.














Fisure 34 Read Cycle Timing Diagram
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Figure 35 Write Cycle Timing Diagram
The different outputs on the timer correspond to lengths
of time that must have passed
before certain actions can be taken. For instance in
Figure B-3, the Bus Unit would
remain in State C until the setupl time has elapsed.
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Figure 36 Logic Circuit for Bus Unit
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Figure 37 Logic Circuit for Bus Unit PLA
The Design and























Figure 38 Logic Circuit for Bus Unit Timer
Figure 39 shows the circuit for the parallel loaded eight-bit counter. This counter
is used as the PC in the Bus Unit. The counter is a ripple counter that is activated
when its elk line is pulsed. It also has the capability to reset to all zeros when the
reset line is brought low. Using the set and reset inputs of the DFFARSCR flip-flop,
some external logic is used to selectively reset, or set the flip-flops according to the
value of the appropriate input bit. The set value is loaded when the Id line is brought
high.
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Figure 39 Logic for Parallel Load 8-bit Counter
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Although this counter is nearly identical to the Stack Pointer, it was implemented
differently for variety and to investigate the difference in performance between a ripple
counter and the full-adder implementation used for the stack pointer. As expected, the
full adder SP implementation was superior. An increment in the parallel loaded
eight-bit register took 27.8 nS through the longest path. This register has no decrement
capability.
in (7:0) E> out (7:0)
Figure 40 Logic for 8-bit Tri-State Latch
Figure 40 is the schematic representation of the eight bit tristate latch created for
the processor. This latch serves to hold data that needs to be written to memory or an
internal bus. The tristate capability can be used for shared busses either internal or
external to the processor.
In order to create the eight bit latch above, it was necessary to design the tristate
latch it uses. Although there were latches in The Library as well as tristate buffers,
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there was no part that combined the two, and the tristate buffers that do exist are used











Figure 41 Logic for Reset State Latch
After the processor is reset, the Bus Unit will be place in the default state (all PLA
state inputs will be 0) since a reset clears the contents of the PLA's latches. From this
state the BU will automatically bootstrap itself by going out to memory location $00 to
fetch the starting address of the start of the program code. Since some of the states of
the BU that are used after a reset are the same as those used in normal instruction
fetching, some sort of
'flag'
is needed to inform the PLA of its present condition. The
circuit of Figure 41 serves this purpose.
The master reset line is connect to the set * input of the Reset State Latch. When a
reset occurs the output of the latch becomes high and serves to inform the BU that it
has been reset. After the BU has performed all of the steps called for after a reset, the
BU will clear the latch by toggling the rst
* input of the latch.
During normal operation, the BU attempts to pre-fetch instructions and store them
in an internal queue for later access. The circuitry that implements this function is
shown as Figure 42. Although the prefetch is actually only four elements deep, the
prefetch system uses five storage elements in order to differentiate between the queue
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Figure 42 Logic for Prefetch Queue
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being full, empty, or in between.
The manner in which the prefetch operates is actually very straightforward. Each of
the storages elements designated REG8B_TRI is an 8-bit tri-state register. The read
and write lines of these registers are controlled by the outputs of two counters and AND
gates to enable or disable the reading and writing. The write input of each register is
connect to the QUEUE_frnt counter and the read input of each register is connected to
the QUEUE_rear counter.
During normal operation, the rear counter controls which of the registers will accept
the new data, whereas the front counter designates which register will present its data
to the processor. To enter a new piece of data into the prefetch, the read input is
raised. This sensitizes the AND gates to pass a high signal to whichever register is to
read the data as specified by the rear counter. After the read takes place, the read line
is lowered and the counter incremented. The operation of making the prefetch write to
the processor's internal data bus operates similarly.
Also present in the prefetch are two circuits to determine if the prefetch is full or
empty. A full prefetch occurs when the rear counter has been incremented to the point
where one more increment would make the front and rear counters, equal. An empty
queue occurs if the front and rear counter are equal.
Using two counter circuits called QUEUE_COUNTER in the diagram, the front and
rear queue pointers are maintained. The actual implementation of the counter is shown
in Figure 43 as a ring-counter. This category of circuit was chosen because no
decoding was required to enable a
particular storage element. All that was need were
AND gates at the output of the counter to control which of the storage elements read or
wrote from and to the bus.
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Figure 43 Logic for Prefetch Queue Counter




Figure 44 Logic for 8-bit Tri-State Register
The last circuit in the BU unit is the 8-bit Tri-State Register. This register is used
to hold the data bytes that have been prefetched from memory. The circuit is merely a
DFFAR flip-flop with a tristate inverter at its output. When a system reset occurs the
rst* line allows for the contents of the register to be cleared. The rd and wr signals are
fairly intuitive. The read signal latches the data present on the d(7:0) bus into the first
stage of the flip-flop. The wr signal causes the second stage to accept the data from
the first stage as well as activating the tri-state inverter which presents this data onto
the output bus.
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microprocessor J. Correll 6/29/92 -74-
3.0 Microprocessor Layout
The final step of the implementation involved creating physical mask layouts for all
of the circuits used in the processor. The task of creating these layouts was made
easier because of the functional block partitioning that was done earlier.
The smaller functional blocks such as the registers, the ALU and the shifter were
implemented as a whole without the use of layout hierarchy. The stratgety behind the
layout procedure was to obviously make the blocks as small as possible. In addition, the
functional blocks were made as close to square as possible to reduce the block
perimeter.
The larger functional blocks (the Control Unit and the Bus Unit) were further
partitioned to make layout more managable. This allowed only the desired levels of the
hierarchy to be shown, thus improving the performance of the workstation used by
reducing the number of devices that needed to be constantly redrawn. As the smaller
blocks were completed, they were simply connected together in a fashion that would
allow for minimum area use as well as short signal line lengths.
Much time was spent on the processor floorplan. The original goal of the layout
was to arrange the blocks such that minimum distances existed between the registers,
ALU and mutiplier, thus reducing the time delay in the data path. However, due to the
fact that the layout turned out to be very large, it was decided that simply fitting the
circuitry within the pad ring
would be the goal.
By placing the layout blocks in the
pad ring and arranging them in a number of
positions, a floorplan was finally arrived at that was a compromise
between reduced
line lengths and area usage. As one can see from
Figure 45, there is not a great deal of
space between the functional blocks. Because
of this fact, signal and bus routing was
The Design and Implementation of an 8 bit
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very difficult. Fortunately, since most of the blocks in the data path are lined up
vertically, it was possible to run the many signals over these blocks in the
second metal
layer.
The processor was placed into a 4600x6800
um2
pad ring.
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Figure 45 Microprocessor Layout Floorplan
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4.0 Conclusions
Although no specific investigative goals were stated at the beginning of this paper,
several important things were discovered during the course of this project.
During the instruction encoding portion of the design, it was anticipated that by
using a so-called horizontal encoding of the instructions, instruction space would be
wasted, but the instruction decoding would be greatly simplified. After examining the
layout of the processor, it is felt that this was the correct choice since chip area is at a
premium.
Probably the most important lessons learned (if not the most confounding ones) were
those dealing with behavior modeling. Because of the circumstances, it was necessary
to choose Mentor Graphic's BLM to model the processor. This technique uses a C
language program to generate output responses for the input stimuli applied to a circuit
model which is not unlike the way in which VHDL would work. However, because it
is the common C language, timing of signals within the model is not automatically
regulated. For example, it was necessary to be exceeding careful during modeling that
when an input signal occurred, adequate time elapsed before output responses or
changes in state were allowed to proceed. This problem proved to be the most
troublesome in the modeling of the state machines. To use an aphromism, C used in
the modeling of state machines is
"magic"
and must be used with the utmost care in
order to ensure that the functional block does not exhibit characteristics that are
physically impossible.
Upon examination of the finished layout, it was noticed that the PLAs used in the
Control Unit and the Bus Unit occupy approximately 23% of the entire chip layout.
Although this area is many times smaller
than would be required if all of the logic
were implemented with combinational logic, the PLAs are still inefficient due to their
The Design and Implementation of an 8 bit CMOS
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sparse population. A more area efficient technique of implementing the control store
would have been to use a microcode engine.
Although much was learned by the author from the execution of this project, it was
decidedly too ambitious a project for one person to attempt in the time frame allotted.
In summary, the microprocessor incorporated approximately 12,500 transistors into
the design. The nominal estimated speed was calculated to be 8 MHz without
measurement of signal line capacitance which would contribute to speed reduction of
the system.
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Figure A- 1 Control Flow Chart of
Control Unit = Pt 1
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Figure A-3 Control Flow Chart of Control Unit Pt 3
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Figure A-4 Control Flow Chart of Control Unit
- Pt 4
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Figure A-6 Control Flow Chart of Control Unit Pt 6
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Figure A-7 Control Flow Chart of
Control Unit - Pt 7
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Appendix B:
Set Doto_Volld to FALSE







Figure B-l Control Flow
Chart of Bus Unit - Pt 1
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Figure B-2 Control Flow Chart of Bus Unit - Pt 2
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Figure B-3 Control Flow Chart of Bus Unit - Pt 3
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Pull OE low
Set Doto-volid to TRUE





Set Rbus to Hi-Z
Set Dbus to Hi-Z
Set Data-volid to TRUE
Figure B-4 Control Flow Chart of Bus Unit - Pt 4
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Appendix C:
This BLM was the one used to behaviorally simulate the ALU and serves as an
example of how the other models were written. Due to the large size of the BLMs for
the remaining blocks within the processor, they will not be included here.
C Code for ALU BLM:
/*******************************************************************************
* Component: ALU
* Author: Jeff Correll
*Date : 22 July 1991
*
* Comments:















number of bits in the a and b busses
#define PSW_WIDTH 4
/*
number of bits in the psw
#define FUNC_WIDTH 4
/*
number of bits in the function bus
#define TRUE 1
#define FALSE 0
/* These are the codes that would
appear on the
Tunc'
lines of the alu for the corresponding
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delay times for outputs in .InS increments */
/*********************+#+++++#^^+^++++^^#+++#+^+^^++^+^+^^++^^+^#++^;);j)i;)!^^^^
#defineNOW 0 /* Delay time of Zero, happens now */


















/* buffer for transcript msgs */
static short msgjen;
/* length of msg buffer */
char bus_hi_z[BUS_WIDTH],
/*











"alu_pin.h" /* include the pin file generated by PFGEN */
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Description: This function is used to initialize the alu. It sets all of
*










delay until output pin changes state */












for (cnt=0; cnt<BUS_WTDTH; cnt++)
/*


















* Description: Pin handler for input bus a
* Input: Data from the input bus a
* Output:
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Description: Pin handler for input bus b
*












Description: Pin handler for function input bus
*











* Description: This function performs all of the functions of the alu. These
* include normal alu functions such as ADD, SUB, etc as well
*






these arrays hold the Quicksim values of */
bbus[BUS_WIDTH],
/*






used as a counter for each bit in the array */
int a_error,
/*
error in conversion flags */
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long delay=PROP_DELAY; /* delay in output signal appearance */




for(bit=0; bit < FUNC_WIDTH; bit++) /* read the func bus qsim values */
func[bit] = PIN_STATE(func,bit);
a_error = qstoKabus, BUS_WIDTH, &abus_int);
/*
convert qsim value to int */
if (a_error)
qmsgC'abus not convertible...");
b_error = qstoKbbus, BUS_WIDTH, &bbus_int);
/*
















out_int = abus_int + bbus_int;
break;
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case SUB:
qmsgC'SUB");
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if ( ((out_int > OxFF) II (out_int < 0x00))
/*
should carry be set */
&& ( (func_int == NEG_A)ll(func_int == ADD)II
(func_int == SUB)ll(func_int == CMP)
)
)
carry = 1 ;
if (out_int & 0x80) /* should negative be set */
negative = 1;
if (((abus_int & 0x80) == (bbus_int & 0x80)) && carry)
overflow = 1;
if ((out_int & Oxff) == 0x00) /* should zero be set */
zero = 1;
out_int = out_int & OxIT;
/*
keep only the 8 least significant bits */
/* if there are no conversion errors or there are errors converting
the b-bus when the function is only a-bus related output the
results else put out unknowns on the output bus */
if ((b_error && (func_int == PASS_A II func_int == NOT_A II
func_int == NEG_A
)




psw_int = (negative*8) + (zero*4) +
/*
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Appendix D:
Instruction Register Logical Simulation Results:
0.0 XXr 0 X X X X X X X X X X X X X X X X X
200.0 00 0 X X X X X X X X X X X X X X X X X
250.0 00 1 X X X X X X X X X X X X X X X X X
300.0 00 0 X X X X X X X X X X X X X X X X X
309.0 00 0 X X X X X X X X X X X X X X X 0 0
311.0 00 0 0 X 0 X 0 0 0 0 0 X 0 0 0 0 X 0 0
312.0 00 0 0 1 0 1 0 0 0 0 0 X 0 0 0 0 X 0 0
313.0 00 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
400.0 40 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ADD (immed)
450.0 40 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
500.0 40 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
511.0 40 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0
512.0 40 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
600.0 42 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 ADD (direct
650.0 42 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
700.0 42 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
709.0 42 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 2
710.0 42 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 2
800.0 44 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 2 ADD (reg)
850.0 44 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 2
900.0 44 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 2
909.0 44 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 4
910.0 44 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 4
911.0 44 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 4
912.0 44 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 4
1000.0 48 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 4 SUB ( immed)
1050.0 48 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 4
1100.0 48 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 4
1109.0 48 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0
1111.0 48 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0
1112.0 48 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0
1200.0 50 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 NOT ( immed)
1250.0 50 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0
1300.0 50 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0
1309.0 50 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 2 0
TIME "ibus "immed "alu_op ~shift_op
"clc "instr
"read "halt "load "push "mult "jump "src_dest
"reg "nop
"store "pop "stc "illegal
The Design and Implementation of








































1500.0 58 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 2 0








































1700.0 60 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 3 0
1709.0 60 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 4 0
1800.0 68 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 4 0 XOR (immed)
1850.0 68 1 0 1 0 0 1 0 0 0 0 0 '0 0 0 0 0 4 0
1900.0 68 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 4 0
1909.0 68 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 5 0
2000.0 70 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 5 0 NEG (immed)
2050.0 70 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 5 0
2100.0 70 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 5 0
2109.0 70 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 6 0
2200.0 78 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 6 0 CMP (immed)
2250.0 78 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 6 0
2300.0 78 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 6 0
2309.0 78 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 7 0
2400.0 08 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 7 0 LD (immed)
2450.0 08 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 7 0
2500.0 08 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 7 0
2509.0 08 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0
2511.0 08 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
2512.0 08 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0
2600.0 10 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 ST (immed)
2650.0 10 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0
2700.0 10 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0
2709.0 10 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 2 0
2710.0 10 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0
2711.0 10 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 2 0
2800.0 CO 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 2 0 LSR (shift)
2850.0 CO 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 2 0
2900.0 CO 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 2 0
2909.0 CO 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0
2911.0 CO 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
3000.0 C8 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 LSL (shift)
3050.0 C8 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
3100.0 C8 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
3109.0 C8 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0
TIME "ibus "immed "alu_op "shift_op "clc 'instr
"read "halt "load "push "mult "jump "src_dest
"reg "nop "store "pop "stc "illegal
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3200.0 DO 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 ASR (shift)
3250.0 DO 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0
3300.0 DO 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0
3309.0 DO 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 2 0
3400.0 D8 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 2 0 ASL (shift)
3450.0 D8 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 2 0
3500.0 D8 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 2 0
3509.0 D8 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 3 0
3600.0 EO 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 3 0 ROR (shift)
3650.0 EO 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 3 0
3700.0 EO 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 3 0
3709.0 EO 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 4 0
3800.0 E8 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 4 0 ROL (shift)
3850.0 E8 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 4 0
3900.0 E8 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 4 0
3909.0 E8 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 5 0
4000.0 88 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 5 0 Push
4050.0 88 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 5 0
4100.0 88 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 5 0
4109.0 88 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0
4111.0 88 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
4112.0 88 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0
4200.0 80 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 Pop
4250.0 80 1 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0
4300.0 80 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0
4309.0 80 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
4310.0 80 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0
4311.0 80 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
4400.0 98 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 MULT
4450.0 98 1 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
4500.0 98 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
4509.0 98 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0
? 0
4510.0 98 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0
4511.0 98 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 3 0
4600.0 BO 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 3 0 STC
4650.0 BO 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 3 0
4700.0 BO 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 3 0
4709.0 BO 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 6 0
4710.0 BO 0 0 1 0 0 0 0 0 0 0 0 0 0 0
0 0 6 0
4711.0 BO 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0
6 0
TIME "ibus "immed "alu_op "shift_op "clc
"instr
"read "halt "load "push "mult "jump "src_dest
"reg "nop
"store "pop "stc "illegal
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4800.0 A8 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 6 0 CLC
4850.0 A3 1 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 6 0
4900.0 A8 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 6 0
4909.0 A8 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 5 0
4910.0 A8 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 5 0
4911.0 A8 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 5 0
5000.0 B8 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 5 0 Jump Always
5050.0 B8 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 5 0
5100.0 B8 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 5 0
5109.0 B8 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 7 0
5110.0 B8 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 7 0
5111.0 B8 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 0
5200.0 B9 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 0 JUMP zero
5250.0 B9 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 0
5300.0 B9 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 0
5309.0 B9 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 1
5400.0 BA 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 1 JUMP ovf lw
5450.0 BA 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 1
5500.0 BA 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 1
5509.0 BA 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 2
5510.0 BA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 2
5600.0 BB 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 2 JUMP carry
5650.0 BB 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 2
5700.0 BB 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 2
5709.0 BB 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 3
5800.0 BC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 3 JUMP neg
5850.0 BC 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 3
5900.0 BC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 3
5909.0 BC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 4
5910.0 BC 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 4
6000.0 BD 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 4 JUMP a>b
6050.0 BD 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 4
6100.0 BD 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 4
6109.0 BD 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 5
6200.0 BE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 5 JUMP a >= b
6250.0 BE 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 5
6300.0 BE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 5
6309.0 BE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 7 6
6310.0 BE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 6
TIME "ibus "immed "alu_op "shift_op "clc "instr
"read "halt "load "push "mult "jump "src_dest
"reg "nop "store "pop "stc "illegal
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6400.0 BF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 6 JUMP a <> b
6450.0 BF 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 6
6500.0 BF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 6
6509.0 BF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 7
6600.0 A0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 7 HALT
6650.0 AO 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 7
6700.0 AO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 7
6709.0 AO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 4 0
6710.0 AO 0 0 1 1 0 0 0 0 0 0 0 0 1 1 1 0 4 0
6711.0 AO 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 4 0
6800.0 FF 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 4 0 Illegal op
6850.0 FF 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 4 0
6900.0 FF 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 4 0
6909.0 FF 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 7 7
6910.0 FF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 7
6911.0 FF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 7 7
6912.0 FF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 7
6915.0 FF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 7 7
TIME "ibus "immed "alu_op "shift_op "clc "instr
"read "halt "load "push "mult "jump "src_dest
"reg "nop "store "pop "stc "illegal
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200 .0 1 00 00 8 80
207 .0 1 00 00 8 XX
208..0 1 00 00 8 FF
209..0 1 00 00 8 FE
213,.0 1 00 00 8 FC
217,.0 1 00 00 8 F8
221,.0 1 00 00 8 F0
225,.0 1 00 00 8 E0
229,.0 1 00 00 8 CO
233,.0 1 00 00 8 80
237..0 1 00 00 0 00
240,.0 1 00 00 4 00
250..0 1 FF FF 4 00
257,.0 1 FF FF X XX
259..0 1 FF FF 4 00
260..0 1 FF FF X 00
262..0 1 FF FF 4 00
300..0 1 01 AA 4 00
308..0 1 01 AA X XX
309..0 1 01 AA X XX
310..0 1 01 AA C AB
311..0 1 01 AA C XX
312..0 1 01 AA X XX
313..0 1 01 AA 8 FF
316..0 1 01 AA X XX
318..0 1 01 AA 0 57
TIME "func "b "Oi
"a ~FiSW
SUB
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350.0 2 00 AA 0 57 NOT
356.0 2 00 AA X XX
357.0 2 00 AA 8 AX
358.0 2 00 AA 8 A9
359.0 2 00 AA 8 A8
360.0 2 00 AA X XX
362.0 2 00 AA X 5X
363.0 2 00 AA X XX
364.0 2 00 AA X XX
365.0 2 00 AA 9 A3
366.0 2 00 AA X A3
367.0 2 00 AA X XX
368.0 2 00 AA X XX
369.0 2 00 AA 0 47
370.0 2 00 AA X 47
371.0 2 00 AA X XX
372.0 2 00 AA X XX
373.0 2 00 AA 9 8F
374.0 2 00 AA X 8F
375.0 2 00 AA X XF
376.0 2 00 AA X XF
377.0 2 00 AA 0 IF
378.0 2 00 AA X IF
379.0 2 00 AA X XF
380.0 2 00 AA 1 XF
381.0 2 00 AA 1 3F
383.0 2 00 AA 1 XF
384.0 2 00 AA X XF
385.0 2 00 AA 1 7F
387.0 2 00 AA X XF
389.0 2 00 AA 9 FF
390.0 2 00 AA X FF
392.0 2 00 AA 8 FF
<--
400.0 2 FF AA 8 FF
408.0 2 FF AA X XX
410.0 2 FF AA 0 00
411.0 2 FF AA X 00







450.0 3 55 AA 4 00 AM
457.0 3 55 AA X XX
458.0 3 55 AA 4 55
459.0 3 55 AA 4 XX
461.0 3 55 AA 4 54
462.0 3 55 AA X AA
463.0 3 55 AA X XX
464.0 3 55 AA 0 00
467.0 3 55 AA 4 00 <
500.0 3 F4 42 4 00
507.0 3 F4 42 X XO
508.0 3 F4 42 X X0
509.0 3 F4 42 X 40
510.0 3 F4 42 X 40
511.0 3 F4 42 X 40
512.0 3 F4 42 0 40
<
550.0 4 AA 55 0 40 OR
557.0 4 AA 55 0 OX
558.0 4 AA 55 8 XX
559.0 4 AA 55 8 XE
560.0 4 AA 55 9 FF
<--
600.0 4 FF FF 9 FF
<--
650.0 5 AA 55 9 FF XO]
657.0 5 AA 55 1 01
658.0 5 AA 55 X XX
659.0 5 AA 55 9 XX
660.0 5 AA 55 9 FF
661.0 5 AA 55 8 FF
<--
700.0 5 AA AA 8 FF
707.0 5 AA AA 8 XX
708.0 5 AA AA X XX
709.0 5 AA AA 0 00
711.0 5 AA AA 1 00
712.0 5 AA AA 5 00 <
TIME "func "b "out
"a "E)SW
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750.0 6 00 AA 5 00 NEG
758.0 6 00 AA X XX
759.0 6 00 AA X XX
760.0 6 00 AA X XX
761.0 6 00 AA X XX
762.0 6 00 AA X XX
763.0 6 00 AA X XX
764.0 6 00 AA X XX
765.0 6 00 AA X A8
766.0 6 00 AA X XX
767.0 6 00 AA X XX
768.0 6 00 AA X XO
769.0 6 00 AA X 50
770.0 6 00 AA X XO
771.0 6 00 AA X XO
772.0 6 00 AA X XO
773.0 6 00 AA X AO
774.0 6 00 AA X X0
775.0 6 00 AA X XO
776.0 6 00 AA X XO
777.0 6 00 AA X 40
778.0 6 00 AA X XO
779.0 6 00 AA X XO
780.0 6 00 AA X XO
781.0 6 00 AA X 80
782.0 6 00 AA X XO
784.0 6 00 AA X 00
787.0 6 00 AA 5 00 <
800.0 6 80 AA 5 00
808.0 6 80 AA X XO
810.0 6 80 AA X 80
811.0 6 80 AA X 80
812.0 6 80 AA X 80
813.0 6 80 AA 8 80 <
TIME "func "b "out
"a "psw
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Appendix E:
During the course of the design some circuit parts were desired that did not exist in
The Library. One of these parts was the TRILAT (Tri-State Latch). This part is a
combination of a one bit latch and a tristate buffer.
The performance of the circuit will be discussed here. However all of the variables
present on the schematic and the symbol will not be discussed. For more information
on these refer to the Rochester Institute of Technology's CMOS Standard Cell Library












Figure E- 1 Logic Symbol of Trilat Circuit
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Figure E-2 Transistor Level Schematic of Tri-State Latch for Logic Simulation
The schematic of the circuit is shown in E-2. Various sizes of the circuit were
designed, however only the C is used in the microprocessor.
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Figure E-3 Logic Simulation Results of Trilat
Above is a captured trace from a Quicksim logical simulation of the Trilat circuit.
It can be readily observed that the
output of the circuit is in the high impedance
condition when the e (enable) signal is low. When the e line is brought high the circuit
writes out its contents as a strong signal to the output.
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Figure E-4 Transistor Level Schematic of Tri-State Latch for Physical Simulation
A trace of an Accusim physical simulation of the C sized Trilat circuit driving a
0.5 pF capacitive load at
25
C is shown in Figure E-5. The high and low delay times
were measured from 50% of maximum input signal to 50% of maximum output signal.
Using this technique, the high delay
time of the circuit was 3.13 nS and the low delay
time was 1.70 nS.
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nS




















Figure E-5 Simulation Results of Trilat
The Design and
Implementation of an 8 bit CMOS microprocessor J. Correll 6/29/92
-E-4-
Appendix F:
The following listings are test programs used in the verification of the processor
behavioral and logic circuit models. The programs used are presented first. These
listing are in the format of memory address/opcode. Next to the first byte of each
instruction is a mnemonic comment of each instruction and the expected result.
These programs listings are only a fraction of the ones used to test, however they
are a good representation of the kind of tests performed.
# This program tests the loading and storing
# instructions for all modes of addressing.
00/01,
01/08 #lda #$25 a<-0x25
02/00
03/25
04/10 sta #$a0 [$a0]<-0x25
05/00
06/aO
07/08 *ldb #$a0 b<-$a0
08/10
09/aO
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decode type = 0x00
instr = 0x08
instr (2:0)=0x01








/MDR: : reading Data=0x0 0
/CONTROL_UNIT: : State W
/MDR: : reading Data=0x0 0
/MDR:: reading Data=0x00
/CONTROLJJNIT: : State Y
/CONTROLJJNIT: : State Y
/CONTROLJJNIT:: State Y
/CONTROLJJNIT:: State V
/CONTROLJJNIT: : State V
/CONTROLJJNIT: : State V
/CONTROLJJNIT:: State V
/CONTROLJJNIT: : State V
/CONTROLJJNIT:: State V
/CONTROLJJNIT: : State V
/CONTROLJJNIT:: State V
/CONTROLJJNIT:: State E
REGA: : reading Data = 0x25
















































REGA: : reading Data = 0x25































decode type = 0x00
instr = 0x10
instr(2:0)=0x02
decode type = 0x00
/CONTROLJJNIT: : state U
/CONTROLJJNIT: : State W
/MDR: : reading Data=0xl0
/MDR: : reading Data=0xl0
/CONTROLJJNIT:: State W
/CONTROLJJNIT:: State W
/CONTROLJJNIT: : State W
/CONTROLJJNIT: : State W
/CONTROLJJNIT:: State W
/CONTROLJJNIT: : State W
/MDR:: reading Data=0x00
/CONTROLJJNIT: : State W
/MDR: : reading Data=0x00
/MDR: : reading Data=0x00
/CONTROLJJNIT: : State Y
/CONTROLJJNIT: : State Y
/CONTROLJJNIT:: State Y
/CONTROLJJNIT: : State V




/CONTROLJJNIT: : State V
/CONTROLJJNIT: : State V




/MDR: : reading Data=0xa0
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# 31750 .000: /MDR: : reading Data=0xa0
# 31750 .000: /CONTROLJJNIT: : State Zl
# 32250 .000: /CONTROLJJNIT: : State Zl
# 32750 .000: /CONTROLJJNIT: : State F
# 32755 .000: REGA: : Writing 0x25 on busl
# 32755 .000: /MDR: : writing Data=0xa0
# 33000 .000: /MDR: : writing Data=0xa0
# 33000 .000: REGA: : Writing 0x25 on busl
# 33250 .000: /MDR: : writing Data=0xa0
# 33250 .000: REGA: : Writing 0x25 on busl
# 33250 .000: /CONTROLJJNIT: State F
# 33500 .000: /MDR: : writing Data=0xa0
# 33500 .000: REGA: : Writing 0x25 on busl
# 33750 .000: /MDR: : writing Data=0xa0
* 33750 .000: REGA: : Writing 0x25 on busl
# 33750 .000: /CONTROLJJNIT: State F
# 34000 .000: /MDR: : writing Data=0xa0
# 34000 000: REGA: : Writing 0x25 on busl
# 34250 000: /MDR: : writing Data=0xa0
34250 000: REGA: : Writing 0x25 on busl
# 34250 000: /CONTROLJJNIT: State F
# 34500 000: /MDR: : writing Data=0xa0
# 34500 000: REGA: : Writing 0x2 5 on busl
# 34750 000: /MDR: : writing Data=0xa0
ff 34750 000: REGA: : Writing 0x25 on busl
# 34750 000: /CONTROLJJNIT: State F
# 35000 000: /MDR: : writing Data=0xa0
# 35000 000: REGA: : Writing 0x25 on busl
# 35250 000: /MDR: : writing Data=0xa0
ff 35250 000: REGA: : Writing 0x25 on busl
# 35250 000: /CONTROLJJNIT: State F
# 35500 000: /MDR: : writing Data=0xa0
# 35500 000: REGA: : Writing 0x25 on busl
# 35750 000: /MDR: : writing Data=0xa0
# 35750 000: REGA: : Writing 0x2 5 on busl
# 35750 000: /CONTROLJJNIT: State A
# 36250 000: /CONTROLJJNIT: State A
# 36750. 000: /CONTROLJJNIT: . State A
# 37250. 000: /CONTROLJJNIT: : State Q
# 37750. 000: /CONTROLJJNIT: : State Q
# 38250. 000: /CONTROLJJNIT: : State Q
# 38750. 000: /CONTROLJJNIT: : State Q
# 39250. 000: /CONTROLJJNIT: : State Q
# 39750. 000: /CONTROLJJNIT: : State Q
# 40250. 000: /CONTROLJJNIT: :
State Q
# 40750. 000: /CONTROLJJNIT: : State R
# 41000. 000: /INSTRJREG: : instr
= 0x08
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# 41000. 000: / INSTR_REG : instr(2:0)=0x01
# 41000. 000: / INSTRJREG : decode type = 0x00
# 41250. 000: / INSTR_REG : instr = 0x08
# 41250. 000: / INSTR_REG : instr(2:0)=0x01
# 41250. 000: / INSTR_REG : c ecode type = 0x00
# 41250. 000: /CONTROLJJNIT: : state U
# 41750. 000: /CONTROLJJNIT: : State W
# 41755 000: /MDR: : readinc1 Data=0x08
# 42000 000: /MDR: : reading1 Data=0x08
# 42250 000: /CONTROLJJNIT: : State w
# 42750 000: /CONTROLJJNIT: : State w
# 43250 000: /CONTROLJJNIT: : State w
# 43750 000: /CONTROLJJNIT: : State w
# 44250 000: /CONTROLJJNIT : State w
# 44750 000: /CONTROLJJNIT : State w
# 45250 000: /MDR: : readincj Data=0xl0
# 45250 000: /CONTROLJJNIT : State w
# 45500 000: /MDR: : readincj Data=0xl0
# 45750 000: /MDR: : readincj Data=0xl0
# 45750 000: /CONTROLJJNIT : State Y
# 46250 000: /CONTROLJJNIT : State Y
# 46750 000: /CONTROLJJNIT : State Y
# 47250 000: /CONTROLJJNIT : State V
# 47750 .000: /CONTROLJJNIT : State V
# 48250 .000: /CONTROLJJNIT : State V
# 48750 .000: /CONTROLJJNIT : State V
# 49250 .000: /CONTROLJJNIT : State V
# 49750 .000: /CONTROLJJNIT : State V
# 50250 .000: /CONTROLJJNIT : State V
# 50750 .000: /CONTROLJJNIT : State V
# 51250 .000: /CONTROLJJNIT : State E
# 51255 .000: REGB : : Data = OxaO
# 51500 .000: REGB : : Data = OxaO
# 51750 .000: REGB : : Data = OxaO
# 51750 .000: /CONTROLJJNIT : State A
# 52250 .000: /CONTROLJJNIT : State A
# 52750 .000: /CONTROLJJNIT : State
A
# 53250 .000: /CONTROLJJNIT : State Q
# 53750 .000: /CONTROLJJNIT :
State Q
# 54250 .000: /CONTROLJJNIT :
State Q
# 54750 .000: /CONTROLJJNIT :
State Q
# 55250 .000: /CONTROLJJNIT : :
State Q
# 55750 .000: /CONTROLJJNIT : :
State Q
# 56250 .000: /CONTROLJJNIT : :
State Q
# 56750 .000: /CONTROLJJNIT :
: State R
# 57000 .000: / INSTRJREG: :
instr = 0x10
# 57000 .000: / INSTRJREG mstr
(2: 0)=0x02
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/INSTRJREG: : decode type = 0x00
/INSTRJREG:: instr = 0x10
/INSTRJREG:: instr (2 : 0) =0x02

























































Writing OxaO on busl
writing Data=0xb0
writing Data=0xb0
Writing OxaO on busl
writing Data=0xb0








Writing OxaO on busl
writing
Data=0xb0
Writing OxaO on busl
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/CONTROLJJNIT: : State F
: writing Data=0xb0
: Writing OxaO on busl
: writing Data=0xb0






Writing OxaO on busl
writing Data=0xb0
Writing OxaO on busl






Writing OxaO on busl
writing Data=0xb0
Writing OxaO on busl






Writing OxaO on busl
writing Data=0xb0


















: : State A
: : State A
: : State A
: : State Q
: : State Q
: : State Q
: : State Q
: : State Q
: : State Q
: : State Q
: : State R
instr = 0x0a
instr(2:0)=0x01
decode type = 0x0 0
instr = 0x0a
instr (2:0) =0x01
decode type = 0x00
/CONTROLJJNIT: : state U
/CONTROLJJNIT:: State W
/MDR:: reading Data=0x0a
/MDR: : reading Data=0x0a
/CONTROLJJNIT:: State W
/CONTROLJJNIT: : State W
/CONTROLJJNIT: : State W
/CONTROLJJNIT: : State W
/CONTROLJJNIT:: State W
/CONTROLJJNIT:: State W



















































/MDR: : reading Data=0x20


































reading Data = OxaO
reading Data = OxaO








































decode type = 0x00
instr = 0x08
instr(2:0)=0x01
decode type = 0x00
/CONTROLJJNIT: : state U
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# 97750. 000 /CONTROLJJNIT: : State W
# 98250. 000 /CONTROLJJNIT: : State tf
# 98750. 000 /MDR:: reading Data=0x3 0
# 98750. 300 /CONTROLJJNIT: : State W
# 99000. 300 /MDR:: reading Data=0x30
# 99250. 300 /MDR: : reading Data=0x30
# 99250. 300 /CONTROLJJNIT: : State Y
# 99750. 300 /CONTROLJJNIT: : State Y
# 100250 .00() : /CONTROLJJNIT : : State Y
# 100750 .00() : /CONTROLJJNIT : : State V
# 101250 .00() : /CONTROLJJNIT : : State V
# 101750 .00() : /CONTROLJJNIT : : State V
# 102250 .00() : /CONTROLJJNIT : : State V
# 102750 .00() : /CONTROLJJNIT : : State V
# 103250 .00() : /CONTROLJJNIT : : State V
# 103750 .00() : /CONTROLJJNIT . : State V
# 104250 .ooc) : /CONTROLJJNIT : State V
# 104750 .ooc) : /CONTROLJJNIT : State E
# 104755 .ooc): REGD: : Data = OxeO
# 105000 .ooc): REGD: : Data = OxeO
tt 105250 .ooc) : REGD : : Data = OxeO
# 105250 .ooc) : /CONTROLJJNIT : State A
# 105750 .ooc) : /CONTROLJJNIT : State A
# 106250 .ooc) : /CONTROLJJNIT : State A
# 106750 .ooc) : /CONTROLJJNIT : State Q
# 107250 .ooc) : /CONTROLJJNIT : State Q
# 107750 .ooc) : /CONTROLJJNIT : State Q
# 108250 .ooc) : /CONTROLJJNIT : State Q
# 108750 .ooc) : /CONTROLJJNIT : State Q
# 109250 .ooc : /CONTROLJJNIT : State Q
# 109750 .ooc : /CONTROLJJNIT : State Q
# 110250 ooc : /CONTROLJJNIT : State R
# 110500 ooc : / INSTRJREG : :mstr = 3x12
# 110500 ooc : / INSTRJREG : :Lnstr (2 : 3)=0x02
# 110500 ooc : / INSTRJREG : cJecode type = Ox 00
# 110750 ooc : / INSTRJREG : :.nstr = 3x12
# 110750 ooc : /INSTRJREG : :.nstr(2: 3)=0x02
# 110750 ooc : / INSTRJREG lecode type = Ox 00
# 110750 ooc : /CONTROLJJNIT : state U
# 111250 ooc : /CONTROLJJNIT : State W
# 111255 ooc : /MDR: : readincj Data=0xl2
# 111500 000 : /MDR: : readincj Data=0xl2
# 111750 000 : /CONTROLJJNIT : State w
# 112250 000 : /CONTROLJJNIT. : State w
# 112750 000 : /CONTROLJJNIT: : State w
# 113250. 000 : /CONTROLJJNIT: : State w
# 113750. 000 : /CONTROL JIT : State w
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# 114250.000: /CONTROLJJNIT:: State W
# 114750.000: /MDR:: reading Data=0x30
# 114750.000: /CONTROLJJNIT:: State W
# 115000.000: /MDR:: reading Data=0x3 0
# 115250.000: /MDR:: reading Data=0x30
# 115250.000: /CONTROLJJNIT:: State Y
# 115750.000: /CONTROLJJNIT:: State Y
# 116250.000: /CONTROLJJNIT:: State Y
# 116750.000: /CONTROLJJNIT:: State C
# 117250.000: /CONTROLJJNIT:: State C
* 117750.000: /CONTROLJJNIT:: State C
# 118250.000: /CONTROLJJNIT:: State C
# 118750.000: /CONTROLJJNIT:: State C
# 119250.000: /CONTROLJJNIT:: State C
# 119750.000: /CONTROLJJNIT:: State C
# 120250.000: /CONTROLJJNIT:: State C
# 120750.000: /CONTROLJJNIT:: State C
# 121250.000: /CONTROLJJNIT:: State C
# 121750.000: /CONTROLJJNIT:: State C
# 122250.000: /CONTROLJJNIT:: State D

















Writing OxeO on busl
writing Data=0x25
writing Data=0x25
Writing OxeO on busl
writing Data=0x25
Writing OxeO on busl
# 124250.000: /CONTROLJJNIT:: State F
# 124500.000: /MDR:: writing Data=0x25
# 124500.000: REGD:: Writing OxeO on busl
# 124750.000: /MDR:: writing Data=0x25
# 124750.000: REGD:: Writing OxeO on busl
# 124750.000: /CONTROLJJNIT:: State F
# 125000.000: /MDR:: writing Data=0x25
# 125000.000: REGD:: Writing OxeO on busl
# 125250.000: /MDR:: writing Data=0x25
# 125250.000: REGD:: Writing OxeO on busl
# 125250.000: /CONTROLJJNIT:: State F
# 125500.000: /MDR:: writing Data=0x25
# 125500.000: REGD:: Writing OxeO on busl
# 125750.000: /MDR:: writing Data=0x25
# 125750.000: REGD:: Writing OxeO on busl














































































































































/MDR: : writing Data=0x25
REGD:: Writing OxeO on busl
/MDR:: writing Data=0x25








: Writing OxeO on busl
: writing Data=0x25






Writing OxeO on busl
writing Data=0x25
Writing OxeO on busl
/CONTROLJJNIT:: State F
/MDR:: writing Data=0x25
REGD:: Writing OxeO on busl
/MDR:: writing Data=0x25
REGD: : Writing OxeO on busl
/CONTROLJJNIT:: State F
/MDR:: writing Data=0x25
REGD:: Writing OxeO on busl
/MDR: : writing Data=0x25
REGD: : Writing OxeO on busl
/CONTROLJJNIT:: State F
writing Data=0x25
Writing OxeO on busl
writing Data=0x25











Writing OxeO on busl
writing Data=0x25























/INSTRJREG:: instr = 0x0a
The Design and Implementation of an 8 bit CMOS microprocessor J. Correll 6/29/92
-F-ll-
instr(2:0)=0x01
decode type = 0x00
instr = 0x0a
instr (2 :0)=0x01






# 134750.000: /CONTROLJJNIT:: state U
# 135250.000: /CONTROLJJNIT:: State W
# 135255.000: /MDR:: reading Data=0x0a
# 135500.000: /MDR:: reading Data=0x0a
# 135750.000: /CONTROLJJNIT:: State W
# 136250.000: /MDR:: reading Data=0x00
# 136250.000: /CONTROLJJNIT:: State W
# 136500.000: /MDR:: reading Data=0x00
# 136750.000: /MDR:: reading Data=0x0 0
# 136750.000: /CONTROLJJNIT:: State Y
# 137250.000: /CONTROLJJNIT:: State Y
# 137750.000: /CONTROLJJNIT:: State Y
if 138250.000: /CONTROLJJNIT:: State C
# 138750.000: /CONTROLJJNIT:: State C
# 139250.000: /CONTROLJJNIT:: State C
# 139750.000: /CONTROLJJNIT:: State C
# 140250.000: /CONTROLJJNIT:: State C
# 140750.000: /CONTROLJJNIT:: State C
# 141250.000: /CONTROLJJNIT:: State C
# 141750.000: /CONTROLJJNIT:: State C
# 142250.000: /CONTROLJJNIT:: State C
ff 142750.000: /CONTROLJJNIT::
State C




f 143755.000: REGA:: reading Data
= OxeO
# 144000.000: REGA:: reading
Data = OxeO

































decode type = 0x0 0
instr = 0x00
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/INSTRJREG:: instr (2 : 0 ) =0x00
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This program tests the compare instruction
The A and B registers are loaded with numbers
and then the compare is performed. The results






















































































decode type = 0x00
State A
Pre- fetch empty. . .
Fill the prefetch
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# 6500.000 /BUSJJNIT : State C
# 6750.000 /MDR:: reading Data=Oxff
# 7000.000 /MDR:- reading Data=0xff
# 7000.000 /BUSJJNIT : State C
# 7500.000 /BUSJJNIT : state G
# 8000.000 /BUSJJNIT : state P
# 8500.000 /BUSJJNIT : state H
# 9000.000 /BUSJJNIT : state J
# 9250.000 /MDR:: reading Data=0x00
# 9500.000 /MDR:: reading Data=0x00
# 9500.000 /BUSJJNIT : state J
# 9750.000 /MDR: : reading Data=0x0 0
# 10000. OOC) : /BUSJJNITC: : state J
# 10500. OOC) : /BUSJJNIT[": : state F
# 11000. OOC) : /BUSJJNIT[: : State A
# 11000. OOC) : /BUSJJNITD: : Pre- fetch empty. . .
# 11000. ooc) : /BUSJJNIT?: : Fill the prefetch
# 11500. OOC) : /BUSJJNITD: : State C
# 12000. OOC) : /BUSJJNIT?: : State C
# 12500. OOC) : /BUSJJNIT[": : state G
# 13000. OOC) : /BUSJJNIT[: : state P
# 13500. OOC) : /BUSJJNIT": : state H
# 14000. OOC) : /BUSJJNIT^ : State A
# 14000. OOC) : /BUSJJNIT*: : Q[2] = 0x05
# 14500. OOC) : /BUSJJNIT^ : state J
# 15000. OOC) : /BUSJJNIT": : state J
# 15255. OOC) : REGA : : rjading Data = 0x05
# 15500. OOC): REGA: : resading Data = 0x05
# 15500. OOC) : /BUSJJNIT-1: : state J
# 15750. OOC) : REGA : : r;ading Data = 0x05
# 16000. OOC) : /BUSJJNIT
\-
: state J
# 16500. OOC) : /BUSJJNIT^ : state F
# 17000. OOC : /BUSJJNIT^ : State A
# 17000. OOC : /BUSJJNITn: : Pre-fetch empty...
# 17000. OOC : /BUSJJNIl": : Fill the prefetch
# 17500. OOC : /BUSJJNIT": : State C
# 18000. OOC : /BUSJJNIT^ : State C
# 18500. OOC : /BUSJJNIT7: : state G
# 19000. OOC : /BUSJJNIl": : state P
# 19500. OOC : /BUSJJNIT": : state H
# 20000. OOC : /BUSJJNn\ : state J
# 20500.000 : /BUSJJNIl": : state
J
# 21000.000 : / INSTRJREG: : instr
= 0x08
# 21000.000 : / INSTRJREG::
instr(2:0)=0x01
# 21000.000 : / INSTRJREG: :
decode type = 0x00
# 21000.000 : /BUSJJNIl': :
state J
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# 21250 .000: /INSTR_REG:: instr = 0x08
# 21250 .000: /INSTRJREG:: instr (2 : 0 ) =0x01
# 21250 .000: /INSTRJREG:: decode type = 0x0 0
# 21500 .000: /BUSJJNIT : : state F
# 21755 .000: /MDR:: reading Data=0x08
# 22000 .000: /MDR:: reading Data=0x08
# 22000 .000: /BUSJJNIT : : State A
# 22000 .000: /BUSJJNIT : : Pre- fetch empty. . .
# 22500 .000: /BUSJJNIT : : State C
# 23000 .000: /BUSJJNIT : : State C
# 23500 .000: /BUSJJNIT : : state G
# 24000 .000: /BUSJJNIT : : state P
# 24500 .000: /BUSJJNIT : : state H
# 25000 .000: /BUSJJNIT : : state J
# 25250 .000: /MDR : : re<ading Data=0xl0
# 25500 .000: /MDR:: reading Data=0xl0
# 25500 .000: /BUSJJNIT : : state J
# 25750 .000: /MDR:: reading Data=0xl0
# 26000 .000: /BUSJJNIT : : state J
# 26500 .000: /BUSJJNIT : : state F
# 27000 .000: /BUSJJNIT : State A
# 2700,0 .000: /BUSJJNIT : Pre-fetch empty...
# 27000 .000: /BUSJJNIT : Fill the prefetch
# 27500 .000: /BUSJJNIT : State C
# 28000 000: /BUSJJNIT : State C
# 28500 000: /BUSJJNIT : state G
# 29000 000: /BUSJJNIT : state P
# 29500 000: /BUSJJNIT : state H
# 30000 000: /BUSJJNIT : State A
# 30000 000: /BUSJJNIT : Q[l] = 0x10
# 30500 000: /BUSJJNIT : state J
# 31000 000: /BUSJJNIT : state J
# 31255 000: REGB : : Dat.a = 0x10
# 31500 000: REGB : : Dat.a = 0x10
# 31500 000: /BUSJJNIT : state J
# 31750 000: REGB : : Dat.a = 0x10
# 32000. 000: /BUSJJNIT : state J
# 32500. 000: /BUSJJNIT : state F
# 33000. 000: /BUSJJNIT: : State A
# 33000. 000: /BUSJJNIT: : Pre-fetch
empty. . .
# 33000. 000: /BUSJJNIT: : Fill
the prefetch
# 33500. 000: /BUSJJNIT: :
State C
# 34000. 000: /BUSJJNIT: :
State C
# 34500. 000: /BUSJJNIT: :
state G
# 35000. 000: /BUSJJNIT:
: state P
# 35500. 000: /BUSJJNIT:
: state H
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# 36000.000: /BUSJJNIT:: state J
# 36500.000: /BUSJJNIT:: state J
# 37000.000: /INSTRJREG:: instr = 0x7c
# 37000.000: /INSTRJREG:: instr (2 : 0) =0x07
# 37000.000: /INSTRJREG:: decode type = 0x01
# 37000.000: /BUSJJNIT:: state J
# 37250.000: /INSTRJREG:: instr = 0x7c
# 37250.000: /INSTRJREG:: instr (2 : 0) =0x07
# 37250.000: /INSTRJREG:: decode type = 0x01
# 37500.000: /BUSJJNIT:: state F
# 37755.000: /MDR:: reading Data=0x7c
# 38000.000: /MDR:: reading Data=0x7c
# 38000.000: /BUSJJNIT:: State A
# 38000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 38500.000: /BUSJJNIT:: State C
# 39000.000: /BUSJJNIT:: State C
# 39500.000: /BUSJJNIT:: state G
# 40000.000: /BUSJJNIT:: state P
# 40500.000: /BUSJJNIT:: state H
# 41000.000: /BUSJJNIT:: state J
# 41250.000: /MDR:: reading Data=0x01
ff 41500.000: /MDR:: reading Data=0x01
# 41500.000: /BUSJJNIT:: state J
# 41750.000: /MDR:: reading Data=0x01
# 42000.000: /BUSJJNIT:: state J
# 42500.000: /BUSJJNIT:: state F
# 43000.000: /BUSJJNIT:: State A
# 43000.000: /BUSJJNIT:: Pre-fetch empty
.. .
# 43000.000: /BUSJJNIT:: Fill the
prefetch
# 43255.000: REGA:: Writing 0x05 on busl
# 43255.000: REGB:: Writing 0x10 on
busO
ff 43500.000: /FLAGSJREG::
Just took iO as 08
ff 43500.000: REGA:: Writing
0x05 on busl





/FLAGSJREG:: Just took iO as 08
# 43750.000: REGA:: Writing
0x05 on busl
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# 47500.000: /INSTRJREG:: instr = 0x7c
# 47500.000: /INSTRJREG:: instr (2 : 0 ) =0x07
# 47500.000: /INSTRJREG:: decode type = 0x01
# 47500.000: /BUSJJNIT:: state J
# 477 50.000: /INSTRJREG:: instr = 0x7c
# 47750.000: /INSTRJREG:: instr (2 : 0) =0x07
# 47750.000: /INSTRJREG:: decode type = 0x01
# 48000.000: /BUSJJNIT:: state F
# 48255.000: /MDR:: reading Data=0x7c
# 48500.000: /MDR:: reading Data=0x7c
# 48500.000: /BUSJJNIT:: State A
# 48500.000: /BUSJJNIT:: Pre-fetch empty .. .
# 49000.000: /BUSJJNIT:: State C
# 49500.000: /BUSJJNIT:: State C
# 50000.000: /BUSJJNIT:: state G
# 50500.000: /BUSJJNIT:: state P
# 51000.000: /BUSJJNIT:: state H
ff 51500.000: /BUSJJNIT:: state J
# 51750.000: /MDR:: reading Data=0xl0
# 52000.000: /MDR:: reading Data=0xl0
# 52000.000: /BUSJJNIT:: state J
# 52250.000: /MDR:: reading
Data=0xl0
# 52500.000: /BUSJJNIT:: state J








# 53755.000: REGB:: Writing
0x10 on busl
# 53755.000: REGA:: Writing
0x05 on busO
# 54000.000:
/FLAGSJREG:: Just took iO as 00
# 54000.000: REGA:: Writing
0x05 on busO





/FLAGSJREG:: Just took iO as 00
# 54250.000:
REGA:: Writing 0x05 on
busO
# 54250.000:
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: decode type = 0x01
state J
: instr = 0x78
: instr(2:0)=0x07




















/MDR: : reading Data=0x0f
/MDR:: reading Data=0x0f
/BUSJJNIT: : state J

























67500.000: /BUSJJNIT:: state J
68000.000: /BUSJJNIT:: state J
68255.000: /MDR:: reading Data=0x05
68500.000: /MDR:: reading Data=0x05











Just took iO as 04
#
# This program is used to
test the functionality
# of the shifter. Also the carry
bit in the
# flags register is







Writing 0x05 on busl
writing Data=0x05
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#lsla carry=0, a=#$02, PSW=0x00
#ldb #$fl




































/CONTROLJJNIT: : State A
/CONTROLJJNIT: : Reset activated
/BUSJJNIT: : Reset Activated
/BUSJJNIT: : State C
/CONTROLJJNIT: : State T
/BUSJJNIT: : State C
/CONTROLJJNIT:: State T
/BUSJJNIT:: state G
/CONTROLJJNIT: : State T
/BUSJJNIT: : state P
/CONTROLJJNIT:: State T
/BUSJJNIT: : state I
/CONTROLJJNIT: : State T
/BUSJJNIT: : state O
/CONTROLJJNIT: : State T
/BUSJJNIT:: state L
/CONTROLJJNIT: : State T
/BUSJJNIT: : state D
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# 4250.000: /CONTROLJJNIT: : State T
# 4500.000: /BUSJJNIT: : state N
# 4750.000: /CONTROLJJNIT:: State T
# 5000.000: /BUSJJNIT: : state N
# 5250.000: /CONTROLJJNIT:: State R
# 5500.000: /INSTRJREG:: instr = 0x08
# 5500.000: /INSTRJREG:: instr (2 : 0 ) =0x01
# 5500.000: /INSTRJREG:: decode type = 0x00
# 5500.000: /BUSJJNIT: : state N
# 5750.000: /INSTRJREG:: instr = 0x08
# 5750.000: /INSTRJREG:: instr (2 : 0 ) =0x01
# 5750.000: /INSTRJREG: : decode type = 0x00
# 5750.000: /CONTROLJJNIT:: state U
# 6000.000: /BUSJJNIT:: State A
# 6000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 6000.000: /BUSJJNIT:: Fill the prefetch
# 6250.000: /CONTROLJJNIT : State W
# 6750.000: /CONTROLJJNIT : State W
# 7250.000: /CONTROLJJNIT : State W
* 7750.000: /CONTROLJJNIT : State W
# 8250.000: /CONTROLJJNIT : State W
# 8750.000: /CONTROLJJNIT : State W
# 9000.000: /BUSJJNIT:: state J
# 9250.000: /MDR: : reading Data=0x00
# 9250.000: /CONTROLJJNIT: : State W
f* 9500.000: /MDR: : reading Data=0x00
# 9500.000: /BUSJJNIT: : state J
# 9750.000: /MDR: : reading
Data=0x00
# 9750.000: /CONTROLJJNIT: :
State Y
ff 10000.000 : /BUSJJNIT: :
state J
ff 10250.000 :
/CONTROLJJNIT: : State Y
























































T: : State V
state P
T: : State V
state H
T: : State V
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# 14000.000: /BUSJJNIT:: State A
# 14000.000: /BUSJJNIT:: Q[2] = 0x01
# 14250.000: /CONTROLJJNIT:: State V
# 14500.000: /BUSJJNIT:: state J
# 14750.000: /CONTROLJJNIT:: State V
# 15000.000: /BUSJJNIT:: state J
# 15250.000: /CONTROLJJNIT:: State E
# 15255.000: REGA:: reading Data = 0x01
# 15500.000: REGA:: reading Data = 0x01
# 15500.000: /BUSJJNIT:: state J
# 15750.000: REGA:: reading Data = 0x01
# 15750.000: /CONTROLJJNIT:: State A
# 16000.000: /BUSJJNIT:: state J
# 16250.000: /CONTROLJJNIT:: State A
# 16500.000: /BUSJJNIT:: state F
# 16750.000: /CONTROLJJNIT:: State A
# 17000.000: /BUSJJNIT:: State A
# 17000.000: /BUSJJNIT:: Pre-fetch empty
.. .
# 17000.000: /BUSJJNIT:: Fill the
prefetch
# 17250.000: /CONTROLJJNIT:: State Q
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# 22000.000: /BUS UNIT State A




# 22005.000: REGA:: reading Data = 0x02
# 22250.000: REGA:: reading Data = 0x02
# 22250.000: /FLAGSJREG:: Just took iO as 00
# 22250.000: /CONTROLJJNIT:: State A
# 22500.000: /BUSJJNIT:: State C
# 22750.000: /CONTROLJJNIT:: State Q
# 23000.000: /BUSJJNIT:: State C
# 23250.000: /CONTROLJJNIT:: State Q
# 23500.000: /BUSJJNIT:: state G
# 23750.000: /CONTROLJJNIT:: State Q
# 24000.000: /BUSJJNIT:: state P
# 24250.000: /CONTROLJJNIT:: State Q
# 24500.000: /BUSJJNIT:: state H
# 24750.000: /CONTROLJJNIT:: State Q
# 25000.000: /BUSJJNIT:: State A
# 25000.000: /BUSJJNIT:: Q[0] = 0x08
# 25250.000: /CONTROLJJNIT:: State Q
# 25500.000: /BUSJJNIT:: state J
# 25750.000: /CONTROLJJNIT:: State Q
# 26000.000: /BUSJJNIT:: state J
# 26250.000: /CONTROLJJNIT:: State R
instr = 0x08
instr (2:0)=0x01












# 26750.000: /CONTROLJJNIT:: state U
# 27000.000: /BUSJJNIT:: state F
# 27250.000: /CONTROLJJNIT:: State W
# 27255.000: /MDR:: reading Data=0x08
# 27500.000: /MDR:: reading Data=0x08
# 27500.000: /BUSJJNIT:: State A
# 27500.000: /BUSJJNIT:: Pre-fetch empty . .
# 27750.000: /CONTROLJJNIT:: State W
# 28250.000: /CONTROLJJNIT:: State W
# 28750.000: /CONTROLJJNIT:: State W
# 29250.000: /CONTROLJJNIT:: State W
# 29750.000: /CONTROLJJNIT:: State W
# 30000.000: /BUSJJNIT:: state H
# 30250.000: /CONTROLJJNIT:: State
W
# 30500.000: /BUSJJNIT:: state J




# 30750.000: /MDR:: reading Data=0xl0
# 30750.000: /CONTROLJJNIT:: State W
* 31000.000: /MDR:: reading Data=0xl0
# 31000.000: /BUSJJNIT:: state J
# 31250.000: /MDR:: reading Data=0xl0
# 31250.000: /CONTROLJJNIT:: State Y
# 31500.000: /BUSJJNIT:: state J
# 31750.000: /CONTROLJJNIT:: State Y
# 32000.000: /BUSJJNIT:: state F
# 32250.000: /CONTROLJJNIT:: State Y
# 32500.000: /BUSJJNIT:: State A
# 32500.000: /BUSJJNIT
# 32500.000: /BUSJJNIT
# 32750.000: /CONTROLJJNIT:: V
# 33000.000: /BUSJJNIT:: State C
# 33250.000: /CONTROLJJNIT:: State V
# 33500.000: /BUSJJNIT:: State C
# 33750.000: /CONTROLJJNIT:: State V
# 34000.000: /BUSJJNIT:: state G
# 34250.000: /CONTROLJJNIT:: State V
# 34500.000: /BUSJJNIT:: state P
# 34750.000: /CONTROLJJNIT:: State V
# 35000.000: /BUSJJNIT:: state H
# 35250.000: /CONTROLJJNIT:: State V
# 35500.000: /BUSJJNIT:: State A
# 35500.000: /BUSJJNIT:: Q[2] = Oxfl
# 35750.000: /CONTROLJJNIT:: State V
# 36000.000: /BUSJJNIT:: state J
# 36250.000: /CONTROLJJNIT:: State V
# 36500.000: /BUSJJNIT:: state J
# 3 6750.000: /CONTROLJJNIT:: State E
# 3 6755.000: REGB:: Data = Oxfl
# 37000.000: REGB:: Data = Oxfl
# 37000.000: /BUSJJNIT:: state J
# 37250.000: REGB:: Data = Oxfl
# 37250.000: /CONTROLJJNIT:: State A
# 37500.000: /BUSJJNIT:: state J
# 37750.000: /CONTROLJJNIT:: State A
# 38000.000: /BUSJJNIT:: state F
# 38250.000: /CONTROLJJNIT:: State A
# 38500.000: /BUSJJNIT:: State A
# 38500.000: /BUSJJNIT:: Pre-fetch empty .. .
# 38500.000: /BUSJJNIT:: Fill the prefetch
# 38750.000: /CONTROLJJNIT:: State Q
# 39000.000: /BUSJJNIT:: State C
# 39250.000: /CONTROLJJNIT:: State Q
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# 39500 .000: /BUSJJNIT: State C
# 39750 .000: /CONTROLJJNIT:: State Q
# 40000 .000: /BUSJJNIT: : state G
# 40250 .000: /CONTROLJJNIT: : State Q
# 40500 .000: /BUSJJNIT: : state P
# 40750 .000: /CONTROLJJNIT:: State Q
# 41000 .000: /BUSJJNIT: : state H
# 41250 .000: /CONTROLJJNIT:: State Q
# 41500 .000: /BUSJJNIT: : state J
# 41750 .000: /CONTROLJJNIT:: State Q
# 42000 .000: /BUSJJNIT: : state J
# 42250 .000: /CONTROLJJNIT: : State R
# 42500 .000: /INSTRJREG : instr = 0xc9
# 42500 .000: /INSTRJREG : instr(2: 0)=0x01
# 42500 .000: / INSTRJREG : decode type = 0x03
# 42500 .000: /BUSJJNIT: state J
# 42750 .000: / INSTRJREG : instr = 0xc9
# 42750 .000: / INSTRJREG : instr (2: 0)=0x01
# 42750 .000: / INSTRJREG : decode type = 0x03
# 42750 .000: /CONTROLJJNIT: : state u
# 43000 .000: /BUSJJNIT: : state F
# 43250 .000: /CONTROLJJNIT:: State G
lx 43255 .000: REGB:: Writing Oxfl on busO
# 43500 .000: REGB:: Writing Oxfl on busO
# 43500 .000: /BUSJJNIT: : State A
# 43500 000: /BUSJJNIT: : Pre-fetch empty . . .
# 43500 000: /BUSJJNIT: : Fill the ]orefetch
# 43505 000: REGB: : Data = 0xe2
# 43750 000: /FLAGSJREG: : Just took iO as 09
# 43750 000: REGB : : Data = 0xe2
# 43750 000: /CONTROLJJNIT:: State A
# 44000 000: /BUSJJNIT: : State C
# 44250 000: /CONTROLJJNIT: : State Q
# 44500 000: /BUSJJNIT: : State C
# 44750 000: /CONTROLJJNIT:: State Q
# 45000 000: /BUSJJNIT:: state G
# 45250 000: /CONTROLJJNIT:: State Q
# 45500 000: /BUSJJNIT: : state P
# 45750 000: /CONTROLJJNIT: : State Q
# 46000 000: /BUSJJNIT: : state H
# 46250 000: /CONTROLJJNIT:: State Q
# 46500. 000: /BUSJJNIT:: State A
# 46500. 000: /BUSJJNIT:: Q[0]
= 0x08
# 46750. 000: /CONTROLJJNIT: : State Q
# 47000. 000: /BUSJJNIT: :
state J
# 47250. 000: /CONTROL IIT: :
State Q
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/BUSJJNIT: : state J
/CONTROLJJNIT:: State R
/INSTRJREG:: instr = 0x08
/INSTRJREG:: instr (2 : 0) =0x01
/INSTRJREG:: decode type = 0x00
/BUSJJNIT: : state J
/INSTRJREG:: instr = 0x08
/INSTRJREG:: instr (2 : 0 ) =0x01
/INSTRJREG:: decode type = 0x00
/CONTROLJJNIT:: state U




/BUSJJNIT: : State A
/BUSJJNIT:: Pre-fetch empty .. .
/CONTROLJJNIT:: State W
/BUSJJNIT: : State C
/CONTROLJJNIT: : State W
/BUSJJNIT: : State C
/CONTROLJJNIT: : State W
/BUSJJNIT: : state G
/CONTROLJJNIT:: State W
/BUSJJNIT: : State P
/CONTROLJJNIT:: State W
/BUSJJNIT: : state H
/CONTROLJJNIT:: State W
/BUSJJNIT:: state J
/MDR: : reading Data=0x20
/CONTROLJJNIT:: State W
/MDR: : reading Data=0x20
/BUSJJNIT: : state J





/CONTROLJJNIT: : State Y
/BUSJJNIT: : State A
/BUSJJNIT:: Pre-fetch empty...
/BUSJJNIT: : Fill the prefetch
/CONTROLJJNIT: : State V
/BUSJJNIT: : State C
/CONTROLJJNIT:: State V
/BUSJJNIT:: State C
/CONTROLJJNIT: : State V
/BUSJJNIT:: state G
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# 55750.000: /CONTROLJJNIT:: State V
# 56000.000: /BUSJJNIT:: state P
# 56250.000: /CONTROLJJNIT:: State V
# 56500.000: /BUSJJNIT:: state H
# 56750.000: /CONTROLJJNIT:: State V
# 57000.000: /BUSJJNIT:: State A
# 57000.000: /BUSJJNIT:: Q[2] = 0x91
# 57250.000: /CONTROLJJNIT:: State V
# 57500.000: /BUSJJNIT:: state J
# 57750.000: /CONTROLJJNIT:: State V
# 58000.000: /BUSJJNIT:: state J
# 58250.000: /CONTROLJJNIT:: State E
# 58255.000: REGC:: reading Data = 0x91
# 58500.000: REGC:: reading Data = 0x91
# 58500.000: /BUSJJNIT:: state J
# 58750.000: REGC:: reading Data = 0x91
# 58750.000: /CONTROLJJNIT:: State A
# 59000.000: /BUSJJNIT:: state J
# 59250.000: /CONTROLJJNIT:: State A
# 59500.000: /BUSJJNIT:: state F
# 59750.000: /CONTROLJJNIT:: State A
# 60000.000: /BUSJJNIT:: State A
# 60000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 60000.000: /BUSJJNIT:: Fill the prefetch
# 60250.000: /CONTROLJJNIT:: State Q
# 60500.000: /BUSJJNIT:: State C
# 60750.000: /CONTROLJJNIT:: State Q
# 61000.000: /BUSJJNIT:: State C
# 61250.000: /CONTROLJJNIT:: State Q
# 61500.000: /BUSJJNIT:: state G
# 61750.000: /CONTROLJJNIT::
State Q
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# 64250.000: /CONTROLJJNIT:: state U
# 64500.000: /BUSJJNIT:: state F
# 64750.000: /CONTROLJJNIT:: State G
# 64755.000: REGC:: Writing 0x91 on busO
# 65000.000: REGC:: Writing 0x91 on busO
# 65000.000: /BUSJJNIT:: State A




# 65005.000: REGC:: reading Data OxcJ
# 65250.000: /FLAGS_REG:: Just took iO as 09
# 65250.000: REGC:: reading Data = 0xc8
# 65250.000: /CONTROLJJNIT:: State A
# 65500.000: /BUSJJNIT:: State C
# 65750.000: /CONTROLJJNIT:: State Q
# 66000.000: /BUSJJNIT:: State C
# 66250.000: /CONTROLJJNIT:: State Q
# 66500.000: /BUSJJNIT:: state G
# 66750.000: /CONTROLJJNIT:: State Q
# 67000.000: /BUSJJNIT:: state P
# 67250.000: /CONTROLJJNIT:: State Q
# 67500.000: /BUSJJNIT:: state H
# 67750.000: /CONTROLJJNIT:: State Q
# 68000.000: /BUSJJNIT:: State A
# 68000.000: /BUSJJNIT:: Q[0] = 0xc2
# 68250.000: /CONTROLJJNIT:: State Q
# 68500.000: /BUSJJNIT:: state J
# 68750.000: /CONTROLJJNIT:: State Q
# 69000.000: /BUSJJNIT:: state J
# 69250.000: /CONTROLJJNIT:: State R
# 69500.000: /INSTRJREG:: instr = 0xc2
# 69500.000: /INSTRJREG:: instr (2 : 0 ) =0x00
# 69500.000: /INSTRJREG:: decode type = 0x03
# 69500.000: /BUSJJNIT:: state J
# 69750.000: / INSTR_REG : : instr = 0xc2
# 69750.000: /INSTRJREG:: instr (2 : 0 ) =0x00
# 69750.000: /INSTRJREG:: decode type = 0x03
# 69750.000: /CONTROLJJNIT:: state U
# 70000.000: /BUSJJNIT:: state F
# 70250.000: /CONTROLJJNIT:: State G
# 70255.000: REGC:: Writing 0xc8 on busO




# 70505.000: REGC:: reading Data
= 0x64
# 70750.000: /FLAGSJREG:: Just took iO as 00
State A
Pre-fetch empty. . .
Fill the prefetch
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# 70750.000: REGC:: reading Data = 0x64
# 70750.000: /CONTROLJJNIT:: State A
# 71000.000: /BUSJJNIT:: State C
# 71250.000: /CONTROLJJNIT:: State Q
# 71500.000: /BUSJJNIT:: State C
# 71750.000: /CONTROLJJNIT:: State Q
# 72000.000: /BUSJJNIT:: state G
# 72250.000: /CONTROLJJNIT:: State Q
# 72500.000: /BUSJJNIT:: state P
# 72750.000: /CONTROLJJNIT:: State Q
# 73000.000: /BUSJJNIT:: state H
# 73250.000: /CONTROLJJNIT:: State Q
# 73500.000: /BUSJJNIT:: State A
# 73500.000: /BUSJJNIT:: Q[l] = OxbO
# 73750.000: /CONTROLJJNIT:: State Q
# 74000.000: /BUSJJNIT:: state J
# 74250.000: /CONTROLJJNIT:: State Q
# 74500.000: /BUSJJNIT:: state J
# 74750.000: /CONTROLJJNIT:: State R
instr = OxbO
instr(2:0)=0x06























/BUSJJNIT:: Pre-fetch empty . .
# 76000.000:
/BUSJJNIT:: Fill the prefetch
# 76250.000:
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instr (2:0) =0x04




decode type = 0x03
# 79000.000: /BUSJJNIT:: Q[2] = OxeO
# 79250.000: /CONTROLJJNIT:: State Q
# 79500.000: /BUSJJNIT:: state J
# 79750.000: /CONTROLJJNIT:: State Q
# 80000.000: /BUSJJNIT:: state J
# 80250.000: /CONTROLJJNIT:: State R







# 80750.000: /CONTROLJJNIT:: state U
# 81000.000: /BUSJJNIT:: state F
# 81250.000: /CONTROLJJNIT:: State G
# 81255.000: REGC:: Writing 0x64 on busO
# 81500.000: REGC:: Writing 0x64 on busO
# 81500.000: /BUSJJNIT:: State A
# 81500.000: /BUSJJNIT:: Pre-fetch empty .. .
# 81500.000: /BUSJJNIT:: Fill the prefetch
# 81750.000: /FLAGSJREG:: Just took iO as 00
# 81750.000: REGC:: reading Data = 0x32
# 81750.000: /CONTROLJJNIT:: State A
# 82000.000: /BUSJJNIT:: State C
# 82250.000: /CONTROLJJNIT:: State Q
# 82500.000: /BUSJJNIT:: State C
# 82750.000: /CONTROLJJNIT:: State Q
# 83000.000: /BUSJJNIT:: state G
# 83250.000: /CONTROLJJNIT:: State Q
# 83500.000: /BUSJJNIT:: state P
# 83750.000: /CONTROLJJNIT:: State Q
# 84000.000: /BUSJJNIT:: state H
# 84250.000: /CONTROLJJNIT:: State Q
# 84500.000: /BUSJJNIT:: State A
# 84500.000: /BUSJJNIT:: Q[3] = OxbO
# 84750.000: /CONTROLJJNIT:: State Q
# 85000.000: /BUSJJNIT:: state J
# 85250.000: /CONTROLJJNIT:: State Q
# 85500.000: /BUSJJNIT:: state J
# 85750.000: /CONTROLJJNIT:: State R
# 86000.000: /INSTRJREG:: instr = OxbO
# 86000.000: /INSTRJREG:: instr (2 : 0 ) =0x06
# 86000.000: /INSTRJREG:: decode type
= 0x02
# 86000.000: /BUSJJNIT:: state J

















































/INSTRJREG:: instr = OxbO
/INSTRJREG:: instr (2 : 0) =0x06
/INSTRJREG:: decode type = 0x02
/CONTROLJJNIT:: state U







: Data now = 0x01
State A
Pre-fetch empty. . .
Fill the prefetch
: Data now = 0x01
/CONTROLJJNIT:: State A
/BUSJJNIT: : State C
/CONTROLJJNIT:: State Q
/BUSJJNIT: : State C
/CONTROLJJNIT: : State Q
/BUSJJNIT: : state G
/CONTROLJJNIT: : State Q
/BUSJJNIT: : state P
/CONTROLJJNIT:: State Q
/BUSJJNIT: : state H
/CONTROLJJNIT: : State Q
/BUSJJNIT:: State A




































































/BUSJJNIT: : state J
/CONTROLJJNIT:: State Q
/BUSJJNIT: : state J
/CONTROLJJNIT:: State R
/INSTRJREG:: instr = 0xe9
/INSTRJREG:: instr (2 : 0 ) =0x05
/INSTRJREG: : decode type = 0x03
/BUSJJNIT: : state J
/INSTRJREG: : instr = 0xe9
/INSTRJREG:: instr (2 : 0 ) =0x05
/INSTRJREG: : decode type = 0x03
/CONTROLJJNIT: : state U
/BUSJJNIT:: state F
/CONTROLJJNIT:: State G
REGC:: Writing 0x32 on busO






Pre-fetch empty. . .
Fill the prefetch
: Just took iO as 00
REGC:: reading Data
= 0x64
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# 92750.000: /CONTROLJJNIT:: State A
# 93000.000: /BUSJJNIT: : State C
# 93250.000: /CONTROLJJNIT:: State Q
# 93500.000: /BUSJJNIT: : State C
# 93750.000: /CONTROLJJNIT: : State Q
# 94000.000: /BUSJJNIT: : state G
# 94250.000: /CONTROLJJNIT:: State Q
# 94500.000: /BUSJJNIT: : state P
# 94750.000: /CONTROLJJNIT: : State Q
# 95000.000: /BUSJJNIT: : state H
# 95250.000: /CONTROLJJNIT:: State Q
# 95500.000: /BUSJJNIT:: State A
# 95500.000: /BUSJJNIT:: Q[l] = OxbO
# 95750.000: /CONTROLJJNIT:: State Q
# 96000.000: /BUSJJNIT:: state J
# 96250.000: /CONTROLJJNIT:: State Q
# 96500.000: /BUSJJNIT: : state J
# 96750.000: /CONTROLJJNIT:: State R
# 97000.000: / INSTRJREG : instr = OxbO
# 97000.000: / INSTRJREG : instr(2:0)=0x06
# 97000.000: /INSTRJREG : decode type = 0x02
# 97000.000: /BUSJJNIT: state J
# 97250.000: / INSTRJREG : instr = OxbO
# 97250.000: / INSTRJREG : instr(2:0)=0x06
# 97250.000: / INSTRJREG : decode type = 0x02
# 97250.000: /CONTROLJJNIT: : state U
# 97500.000: /BUSJJNIT:: state F
# 97750.000: /CONTROLJJNIT:: State M
# 98000.000: /FLAGSJREG : Data now
= 0x01
# 98000.000: /BUSJJNIT: State A
# 98000.000: /BUSJJNIT: Pre-fetch empty...
# 98000.000: /BUSJJNIT: Fill the prefetch
# 98250.000: /FLAGSJREG : Data now
= 0x01
# 98250.000: /CONTROLJJNIT:: State A
# 98500.000: /BUSJJNIT:: State C
# 98750.000: /CONTROLJJNIT: : State Q

















# 101000.000 /BUSJJNIT : : Q[2]
= 0xa8
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# 101250 000: /CONTROLJJNIT:: State Q
# 101500 000: /BUSJJNIT: : state J
# 101750 000: /CONTROLJJNIT:: State Q
# 102000 000: /BUSJJNIT: : state J
# 102250 000: /CONTROLJJNIT: : State R
# 102500 000: / INSTRJREG : instr = 0xa8
# 102500 000: /INSTRJREG : instr(2:0)=0x05
# 102500 000: /INSTRJREG : decode type = 0x02
# 102500 000: /BUSJJNIT: state J
# 102750 .000: / INSTRJREG : instr = 0xa8
# 102750 .000: /INSTRJREG : instr (2:0)=0x05
# 102750 .000: /INSTRJREG : decode type = 0x02
# 102750 .000: /CONTROLJJNIT: : state U
# 103000 .000: /BUSJJNIT: : state F
# 103250 .000: /CONTROLJJNIT:: State N
# 103500 .000: /FLAGSJREG : Data now = 0x0 0
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# This program is used to test the unconditional
# jump instruction. The choice of the mult
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# 15000 000: /BUSJJNIT : state G
# 16000 000: /BUSJJNIT : state P
# 17000 000: /BUSJJNIT : state H
# 18000 000: /BUSJJNIT : state J
# 18500 000: /MDR: : reading Data=0x00
# 19000 000: /MDR:: reading Data=0x00
# 19000 000: /BUSJJNIT : state J
# 19500 000: /MDR:: reading Data=0x00
# 20000 000: /BUSJJNIT : state J
# 21000 000: /BUSJJNIT : state F
# 22000 000: /BUSJJNIT : State A
# 22000 000: /BUSJJNIT : Pre-fetch empty. . .
# 22000 000: /BUSJJNIT : Fill the prefetch
# 23000 000: /BUSJJNIT : State C
# 24000 000: /BUSJJNIT : State C
# 25000 000: /BUSJJNIT : state G
# 26000 000: /BUSJJNIT : state P
# 27000 000: /BUSJJNIT : state H
# 28000 .000: /BUSJJNIT : State A
# 28000 .000: /BUSJJNIT : Q[2] = 0x02
# 29000 .000: /BUSJJNIT : state J
# 30000 .000: /BUSJJNIT : state J
# 30505 .000: REGA: : reeiding Data = 0x02
# 31000 .000: REGA: : reeiding Data = 0x02
# 31000 .000: /BUSJJNIT : state J
# 31500 000: REGA: : reeiding Data = 0x02
# 32000 000: /BUSJJNIT : state J
# 33000 .000: /BUSJJNIT : state F
# 34000 000: /BUSJJNIT : State A
# 34000 000: /BUSJJNIT : Pre-fetch empty...
# 34000 000: /BUSJJNIT : Fill the prefetch
# 35000 000: /BUSJJNIT : State C
# 36000 000: /BUSJJNIT : State C
# 37000 000: /BUSJJNIT : state G
# 38000 000: /BUSJJNIT : state P
# 39000 000: /BUSJJNIT : state H
# 40000 000: /BUSJJNIT : state J
# 41000 000: /BUSJJNIT : state J
# 42000 000: / INSTRJREC;: : instr = 0x08
# 42000 000: /INSTRJREC5:: instr(2:0)=0x01
# 42000 000: /INSTRJREC5: : decode type
= 0x00
# 42000 000: /BUSJJNIT : state J
# 42500 000: /INSTRJREC5: : instr
= 0x08
# 42500 000: / INSTRJREC5:: instr(2:0)=0x01
# 42500 000: /INSTRJREC5:: decode
type = 0x00
# 43000 000: /BUSJJNIT : state F
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# 43505 000: /MDR:: reading Data=0x08
# 44000 000: /MDR:: reading Data=0x08
# 44000 000: /BUSJJNIT : State A
# 44000 000: /BUSJJNIT : Pre-fetch empty..
# 45000 000: /BUSJJNIT : State C
# 46000 000: /BUSJJNIT : State C
# 47000 000: /BUSJJNIT : state G
# 48000 000: /BUSJJNIT : state P
# 49000 000: /BUSJJNIT : state H
# 50000 000: /BUSJJNIT : state J
# 50500 000: /MDR:: reading Data=0xl0
# 51000 000: /MDR:: reading Data=0xl0
# 51000 000: /BUSJJNIT : state J
# 51500 .000: /MDR:: reading Data=0xl0
# 52000 .000: /BUSJJNIT : state J
# 53000 .000: /BUSJJNIT : state F
# 54000 .000: /BUSJJNIT : State A
# 54000 .000: /BUSJJNIT : Pre-fetch empty. .
# 54000 .000: /BUSJJNIT : Fill the prefetch
# 55000 000: /BUSJJNIT : State C
# 56000 000: /BUSJJNIT : State C
# 57000 000: /BUSJJNIT : state G
# 58000 000: /BUSJJNIT : state P
# 59000 000: /BUSJJNIT : state H
# 60000 000: /BUSJJNIT : State A
# 60000 000: /BUSJJNIT : Q[l] = 0x03
# 61000 000: /BUSJJNIT : state J
# 62000 000: /BUSJJNIT : state J
# 62505 000: REGB : : Dat:a = 0x03
# 63000 000: REGB : : Dat:a = 0x03
# 63000 000: /BUSJJNIT : state J
# 63500 000: REGB : : Dat;a = 0x03
# 64000 000: /BUSJJNIT : state J
# 65000 000: /BUSJJNIT : state F
# 66000 000: /BUSJJNIT : State A
# 66000 000: /BUSJJNIT : Pre-fetch empty..
# 66000 000: /BUSJJNIT : Fill the prefetch
# 67000 000: /BUSJJNIT : State C
# 68000 000: /BUSJJNIT : State C
# 69000 000: /BUSJJNIT : state G
# 70000. 000: /BUSJJNIT : state P
# 71000. 000: /BUSJJNIT : state H
# 72000. 000: /BUSJJNIT : state J
# 73000. 000: /BUSJJNIT : state J
# 74000. 000: /INSTRJRECZ: : instr
= 0xb8
# 74000. 000: /INSTRJREC;::
instr(2:0)=0x07
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# 74000.000 / INSTRJtEG : : decode type = 0x02
# 74000.000 /BUSJJNIT:: state J
# 74500.000 /INSTRJREG:: instr = 0xb8
# 74500.000 /INSTR_REG:: instr (2 : 0) =0x07
# 74500.000 /INSTRJREG:: decode type = 0x02
# 75000.000: /BUSJJNIT: : state F
# 75505.000: /MDR:: reading Data=0xb8
# 76000.000: /MDR:: reading Data=0xb8
# 76000.000: /BUSJJNIT : State A
# 76000.000: /BUSJJNIT : Pre-fetch empty. . .
# 77000.000: /BUSJJNIT : State C
# 78000.000: /BUSJJNIT : State C
# 79000.000: /BUSJJNIT : state G
# 80000.000: /BUSJJNIT : state P
# 81000.000: /BUSJJNIT : state H
# 82000.000: /BUSJJNIT : state J
# 82500.000: /MDR:: reading Data=0x0a
# 83000.000: /MDR: : reading Data=0x0a
# 83000.000: /BUSJJNIT: : state J
# 83500.000: /MDR:: reading Data=0x0a
# 84000.000: /BUSJJNIT: : state J
# 85000.000: /BUSJJNIT: : state F
# 86000.000: /BUSJJNIT:: State A
# 86000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 86000.000: /BUSJJNIT:: Fill the prefetch
# 86505.000: /MDR: : writing Data=0x0a
# 87000.000: /MDR:: writing Data=0x0a
# 87000.000: /BUSJJNIT: : State C
# 87500.000: /MDR:: writing Data=0x0a
# 88000.000: /MDR: : writing Data=0x0a
# 88000.000: /BUSJJNIT: : State C
# 88500.000: /MDR:: writing Data=0x0a
# 89000.000: /MDR: : writing Data=0x0a
# 89000.000: /BUSJJNIT: : state G
# 89500.000: /MDR: : writing Data=0x0a
# 90000.000: /MDR: : writing Data=0x0a
# 90000.000: /BUSJJNIT: : state P
# 90500.000: /MDR:: writing Data=0x0a
# 91000.000: /MDR: : writing Data=0x0a
# 91000.000: /BUSJJNIT: : state H
# 91500.000: /MDR: : writing Data=0x0a
# 92000.000: /MDR: : writing Data=0x0a
# 92000.000: /BUSJJNIT: : State A
# 92000.000: /BUSJJNIT:: Q[0] = OxaO
# 92500.000: /MDR: : writing Data=0x0a
# 93000.000: /MDR: : wri ting Data=0x0a
The Design and Implementation of an 8 bit CMOS microprocessor J. Correll 6/29/92 -F-37-
# 93000.000: /BUS_UNIT state B
# 93000.000: /BUSJJNIT: : New addr = a
# 93500.000: /MDR: : writ ing Data=0x0a
# 94000.000: /MDR: : writ ing Data=0x0a
# 94000.000: /BUSJJNIT: : state B
# 94000.000: /BUSJJNIT: : New addr = a
# 94500.000: /MDR: : writmg Data=0x0a
# 95000.000: /BUSJJNIT : state B
# 96000.000: /BUSJJNIT : State A
# 96000.000: /BUSJJNIT : Pre-fetch empty...
# 96000.000: /BUSJJNIT : Fill the prefetch
# 97000.000: /BUSJJNIT : State C
# 98000.000: /BUSJJNIT State C
# 99000.000: /BUSJJNIT : state G
# 100000.000 /BUSJJNIT: state P
# 101000.000 /BUSJJNIT: state H
# 102000.000 /BUSJJNIT: State A
# 102000.000 /BUSJJNIT : Q[0] = 0x98
# 103000.000 /BUSJJNIT: state J
# 104000.000 /BUSJJNIT: state J
# 105000.000 /INSTRJREG : instr = 0x98
# 105000.000: / INSTRJREG : : instr(2:0)=0x03
# 105000.000: / INSTRJREG : : decode type = 0x02
# 105000.000: /BUSJJNIT: : state J
# 105500.000: / INSTRJREG : : instr = 0x98
# 105500.000: / INSTRJREG : : instr(2:0)=0x03
# 105500.000: / INSTRJREG : : decode type = 0x02
# 106000.000: /BUSJJNIT: : state F
# 106505.000: REGA : Writ ing 0x02 on busO
# 106505.000: REGB : Writ ing 0x03 on busl
# 107000.000: REGA : Writ ing 0x02 on busO
# 107000.000: REGB : Writ ing 0x03 on busl
# 107000.000: REGD : Data = 0x0 6
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#ld flags #$00
# This program tests whether or not the conditional
# Dumps work correctly. None of the jumps should






























#$aa (jump if z=l)
#$ab (jump if over /under)
#$ac (jump if carry)
#$ad (jump if neg)
# 500. 000: /BUSJJNIT: : Reset Activated
# 500. 000: /BUSJJNIT: : State C
# 1000 .000 /BUSJJNIT: : State C
# 1500 .000: /BUSJJNIT: : state G
# 2000 .000: /BUSJJNIT: state P
# 2500 .000: /BUSJJNIT: state I
# 3000 .000: /BUSJJNIT : state 0
# 3500 .000: /BUSJJNIT: state L
# 4000 .000: /BUSJJNIT: state D
# 4500 .000: /BUSJJNIT: : state N
# 5000 000: /BUSJJNIT: : state N
# 5500 000: / INSTRJREG : : instr = 0x08
# 5500 000: /INSTR_REG: : instr(2:0)=0x01
# 5500 000: /INSTRJREG: : decode type = 0x0 0
# 5500. 000: /BUSJJNIT: : state N
# 5750. 000: /INSTRJREG: : instr = 0x08
# 5750. 000: / INSTRJREG : : instr(2:0)=0x01
# 5750. 000: /INSTRJREG: : decode type = 0x00



















# 9250.000: /MDR:: reading Data=0x40
# 9500.000: /MDR:: reading Data=0x40
# 9500.000: /BUSJJNIT:: state J
# 9750.000: /MDR:: reading Data=0x40
# 10000.000: /BUSJJNIT:: state J
# 10500.000: /BUSJJNIT:: state F
# 11000.000: /BUSJJNIT:: State A
# 11000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 11000.000: /BUSJJNIT:: Fill the prefetch
# 11500.000: /BUSJJNIT:: State C
# 12000.000: /BUSJJNIT:: State C
# 12500.000: /BUSJJNIT:: state G
# 13000.000: /BUSJJNIT:: state P
# 13500.000: /BUSJJNIT:: state H
# 14000.000: /BUSJJNIT:: State A
# 14000.000: /BUSJJNIT:: Q[2] = 0x00
# 14500.000: /BUSJJNIT:: state J
# 15000.000: /BUSJJNIT:: state J
# 15500.000: /FLAGSJREG:: Just took li as 00
# 15500.000: /BUSJJNIT:: state J
# 15750.000: /FLAGSJREG:: Just took li as 00
# 16000.000: /BUSJJNIT:: state J
# 16500.000: /BUSJJNIT:: state F
# 17000.000: /BUSJJNIT:: State A
# 17000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 17000.000: /BUSJJNIT:: Fill the prefetch
# 17500.000: /BUSJJNIT:: State C
# 18000.000: /BUSJJNIT:: State C
# 18500.000: /BUSJJNIT:: state G
# 19000.000: /BUSJJNIT:: state P
# 19500.000: /BUSJJNIT:: state H
# 20000.000: /BUSJJNIT:: state J
# 20500.000: /BUSJJNIT:: state J
# 21000.000: /INSTR_REG: : instr = 0xb9
# 21000.000: /INSTRJREG:: instr (2 : 0) =0x07
# 21000.000: /INSTRJREG:: decode type
= 0x02
# 21000.000: /BUSJJNIT:: state J
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# 21250 .000: /INSTRJREG:: instr = 0xb9
# 21250 .000: /INSTRJREG:: instr (2 : 0 ) =0x07
# 21250 .000: /INSTRJREG:: decode type = 0x02
# 21500 .000: /BUSJJNIT : state F
# 21755 .000: /MDR:: reading Data=0xb9
# 22000 .000: /MDR:: reading Data=0xb9
# 22000 .000: /BUSJJNIT : State A
# 22000 .000: /BUSJJNIT : Pre-fetch empty...
# 22500 .000: /BUSJJNIT : State C
# 23000 .000: /BUSJJNIT : State C
# 23500 .000: /BUSJJNIT: : state G
# 24000 .000: /BUSJJNIT: : state P
# 24500 .000: /BUSJJNIT: : state H
# 25000 .000: /BUSJJNIT: : state J
# 25250 .000: /MDR: : reading Data=0xaa
# 25500 .000: /MDR: : reading Data=0xaa
# 25500 .000: /BUSJJNIT : : state J
# 25750 .000: /MDR: : reading Data=0xaa
# 26000 .000: /BUSJJNIT: : state J
# 26500 .000: /BUSJJNIT : : state F
# 27000 .000: /BUSJJNIT: : State A
# 27000 .000: /BUSJJNIT: : Pre-fetch empty...
# 27000 .000: /BUSJJNIT: : Fill the prefetch
# 27500 .000: /BUSJJNIT: : State C
# 28000 000: /BUSJJNIT: : State C
# 28500 000: /BUSJJNIT: : state G
# 29000 000: /BUSJJNIT: : state P
# 29500 000: /BUSJJNIT: : state H
# 30000 000: /BUSJJNIT: : State A
# 30000 000: /BUSJJNIT: : Q[l] = Oxba
# 30500 000: /BUSJJNIT: : state J
# 31000 000: /BUSJJNIT: : state J
# 31500. 000: /INSTRJREG : : instr = Oxba
# 31500. 000: / INSTRJREG :: instr(2:0)=0x07
# 31500. 000: / INSTRJREG : : decode type = 0x02
# 31500. 000: /BUSJJNIT: : state J
# 31750. 000: / INSTRJREG : : instr = Oxba
# 31750. 000: /INSTRJREG :: instr(2:0)=0x07
# 31750. 000: / INSTRJREG : : decode type = 0x02
# 32000. 000: /BUSJJNIT: : state F
# 32255. 000: /MDR: : reading Data=0xba
# 32500. 000: /MDR: : reading Data=0xba
# 32500. 000: /BUSJJNIT: : State A
# 32500. 000: /BUSJJNIT: : Pre-fetch empty...
# 33000. 000: /BUSJJNIT: : State C
# 33500. 000: /BUSJJNIT: : State C
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# 34000 .000: /BUSJJNIT : : state G
# 34500 .000: /BUSJJNIT : : state P
# 35000 .000: /BUSJJNIT : : state H
# 35500 .000: /BUSJJNIT : : state J
# 35750 .000: /MDR:: reading Data=0xab
# 36000 .000: /MDR:: reading Data=0xab
# 36000 .000: /BUSJJNIT : : state J
# 36250 .000: /MDR:: reading Data=0xab
# 36500 .000: /BUSJJNIT : : state J
# 37000 .000: /BUSJJNIT : : state F
# 37500 .000: /BUSJJNIT : : State A
# 37500 .000: /BUSJJNIT :: Pre-fetch empty...
# 37500 .000: /BUSJJNIT : : Fill the prefetch
# 38000 .000: /BUSJJNIT : : State C
# 38500 .000: /BUSJJNIT : : State C
# 39000 .000: /BUSJJNIT : state G
# 39500 .000: /BUSJJNIT : state P
# 40000 .000: /BUSJJNIT : state H
# 40500 .000: /BUSJJNIT : State A
# 40500 .000: /BUSJJNIT : Q[3] = Oxbb
# 41000 .000: /BUSJJNIT : state J
# 41500 .000: /BUSJJNIT : state J
# 42000 .000: / INSTRJREC3: : instr = Oxbb
# 42000 .000: /INSTRJREC3:: instr(2:0)=0x07
# 42000 000: /INSTRJREC3: : decode type = 0x02
# 42000 000: /BUSJJNIT : state J
# 42250 000: /INSTRJREC3: : instr = Oxbb
# 42250 000: /INSTRJREC3:: instr(2:0)=0x07
# 42250 000: / INSTRJREC3: : decode type = 0x02
# 42500 000: /BUSJJNIT : state F
# 42755 000: /MDR: : residing Data=0xbb
# 43000 000: /MDR : : reciding Data=0xbb
# 43000 000: /BUSJJNIT : State A
# 43000 000: /BUSJJNIT : Pre-fetch empty...
# 43500 000: /BUSJJNIT : State C
# 44000 000: /BUSJJNIT : State C
# 44500 000: /BUSJJNIT : state G
# 45000. 000: /BUSJJNIT: : state P
# 45500. 000: /BUSJJNIT: : state H
# 46000. 000: /BUSJJNIT: : state J
# 46250. 000: /MDR: : reeiding Data=0xac
# 46500. 000: /MDR: : reeiding Data=0xac
# 46500. 000: /BUSJJNIT: : state J
# 46750. 000: /MDR: : reeiding
Data=0xac
# 47000. 000: /BUSJJNIT: : state J
# 47500. 000: /BUSJJNIT: : state F
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/BUSJJNIT: : state J
/BUSJJNIT: : state J
/INSTRJREG:: instr = Oxbc
/INSTRJREG:: instr (2 : 0) =0x07
/INSTRJREG:: decode type = 0x02
/BUSJJNIT: : state J
/INSTRJREG:: instr = Oxbc
/INSTRJREG:: instr (2 : 0) =0x07
/INSTRJREG: : decode type = 0x02
/BUSJJNIT: : state F
/MDR: : reading Data=0xbc

















/MDR: : reading Data=0xad
/MDR:: reading Data=0xad
/BUSJJNIT: : state J
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# 62000 000 /BUSJJNIT : state J
# 62500 000 /BUSJJNIT : state J
# 63000 000 /INSTRJREG:: instr = OxaO
# 63000 000 /INSTRJREG:: instr (2:0)= 3x04
# 63000 000 /INSTRJREG: : decode type = 0x02
# 63000 000 /BUSJJNIT : state J
# 63250 000 /INSTRJREG:: instr = OxaO
# 63250 000 /INSTRJREG:: instr (2:0)= 3x04
# 63250 000 /INSTRJREG: : decode type = 0x02
# 63500 000 /BUSJJNIT : state F
# 64000 000 /BUSJJNIT : State A
# 64000 000 /BUSJJNIT : Pre-fetch empty. . .
# 64000 000 /BUSJJNIT : Fill the prefetch
# 64500 000 /BUSJJNIT : State C
# 65000 000 /BUSJJNIT : State C
# 65500 .000 /BUSJJNIT : state G
# 66000 000 /BUSJJNIT : state P
# 66500 000 /BUSJJNIT : state H
# 67000 000 /BUSJJNIT : State A
# 67000 000 /BUSJJNIT : Q[0] = 0x00
# 67000 .000 /BUSJJNIT : Fill the pre fetch
# 67500 000 /BUSJJNIT : State C
# 68000 000 /BUSJJNIT : State C
# 68500 000 /BUSJJNIT : state G
# 69000 .000 /BUSJJNIT : state P
# 69500 000 /BUSJJNIT : state H
# 70000 000 /BUSJJNIT : State A
# 70000 000 /BUSJJNIT : Q[0] = 0x00 Q[l] =
# 70000 000 /BUSJJNIT : Fill the pre fetch
# 70500 000 /BUSJJNIT : State C
# 71000 000 /BUSJJNIT : State C
# 71500 000 /BUSJJNIT : state G
# 72000 000 /BUSJJNIT : state P
# 72500 000 /BUSJJNIT : state H
# 73000 000 /BUSJJNIT : State A
# 73000 000 /BUSJJNIT : Q[0] = 0x00 QUI
=
# 73500 000 /BUSJJNIT : State A
# 73500 000 /BUSJJNIT : Q[0]
= 0x00 QUI =
# 74000 000 /BUSJJNIT :
State A
# 74000 000 /BUSJJNIT : Q[0]
= 0x00 Q[l] =
# 74500 000 /BUSJJNIT :
State A
# 74500 000 /BUSJJNIT : Q[0]
= 0x00 Q[l] =
0x0 0
0x00 Q[2] = 0x00
0x00 Q[2] = 0x00
0x00 Q[2] = 0x00
0x00 Q[2] = 0x00
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# 75000.000: /BUSJJNIT:: State A
# 75000.000: /BUSJJNIT:: Q[0] = 0x00 Q[l] = 0x00 Q[2]
= 0x00
The Design and
Implementation of an 8 bit CMOS




# This program tests the conditional jump
# instructions. All of the jumps should be
# successful since the flags register is set





































# 500. 000: /BUSJJNIT: : Reset Activated
# 500. 000: /BUSJJNIT: : State C
# 1000 .000 /BUSJJNIT: State C
# 1500 .000 /BUSJJNIT: state G
# 2000 .000: /BUSJJNIT: state P
# 2500 .000: /BUSJJNIT: state I
# 3000 .000: /BUSJJNIT: state O
# 3500 .000: /BUSJJNIT: state L
# 4000 .000: /BUSJJNIT: . state D
# 4500 .000: /BUSJJNIT: : state N
# 5000 000: /BUSJJNIT: : state N
# 5500 000: /INSTRJREG: : instr = 0x08
# 5500 000: /INSTRJREG: : instr (2 :0)=0x01
# 5500 000: /INSTRJREG: : decode type = 0x00
# 5500 000: /BUSJJNIT: : state N
# 5750. 000: / INSTRJREG : : instr = 0x08
# 5750. 000: /INSTRJREG: : instr (2 :0)=0x01
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# 5750.000: /INSTRJREG: decode type = 0x00
# 6000.000: /BUSJJNIT: : State A
# 6000.000: /BUSJJNIT: : Pre-fetch empty. . .
# 6000.000: /BUSJJNIT: : Fill the prefetch
# 6500.000: /BUSJJNIT: : State C
# 7000.000: /BUSJJNIT: : State C
# 7500.000: /BUSJJNIT: : state G
# 8000.000: /BUSJJNIT: : state P
# 8500.000: /BUSJJNIT: : state H
# 9000.000: /BUSJJNIT: : state J
# 9250.000: /MDR: : reading Data=0x40
# 9500.000: /MDR: : reading Data=0x40
# 9500.000: /BUSJJNIT: : state J
# 9750.000: /MDR: : reading Data=0x40
# 10000.000: /BUSJJNIT: : state J
# 10500.000: /BUSJJNIT: : state F
# 11000.000: /BUSJJNIT : : State A
# 11000.000: /BUSJJNIT: : Pre-fetch empty...
# 11000.000: /BUSJJNIT: : Fill the prefetch
# 11500.000: /BUSJJNIT: : State C
#
12000.000- /BUSJJNIT: : State C
# 12500.000 /BUSJJNIT: : state G
# 13000.000 /BUSJJNIT: : state P
# 13500.000 /BUSJJNIT: : state H
# 14000.000 /BUSJJNIT: : State A
# 14000.000 /BUSJJNIT: : Q[2]
= OxOf
# 14500.000 . /BUSJJNIT: :
state J
# 15000.000 : /BUSJJNIT: :
state J
# 15500.000 : /FLAGSJREG: :
Just took li as Of
# 15500.000 : /BUSJJNIT: :
state J
# 15750.000 : /FLAGSJREG: :
Just took li as Of
# 16000.000 : /BUSJJNIT:
: state J
# 16500.000 : /BUSJJNIT.
: state F
# 17000.000 : /BUSJJNIT
: State A
# 17000.000 : /BUSJJNIT
: Pre-fetch empty...
# 17000.000 :
/BUSJJNIT : Fill the prefetch
# 17500.000 :
/BUSJJNIT : State C
# 18000.000 : /BUSJJNIT
: State C
# 18500.000 :
/BUSJJNIT : state G
# 19000.000 :
/BUSJJNIT : state P
# 19500.000 :
/BUSJJNIT : state H
# 20000.000 :
/BUSJJNIT : : state J
# 20500.000 :
/BUSJJNIT : : state J
# 21000.000 :





/INSTRJREC3: : decode type
= 0x02
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: instr = 0xb9
: instr(2:0)=0x07























# 25250.000: /MDR:: reading Data=0x07
# 25500.000: /MDR:: reading Data=0x07
# 25500.000: /BUSJJNIT:: state J
# 25750.000: /MDR:: reading Data=0x07
# 26000.000: /BUSJJNIT:: state J
# 26500.000: /BUSJJNIT:: state F
# 27000.000: /BUSJJNIT:: State A
# 27000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 27000.000: /BUSJJNIT:: Fill the prefetch
# 27255.000: /MDR:: writing Data=0x07
# 27500.000: /MDR:: writing Data=0x07
# 27500.000: /BUSJJNIT:: State C
# 27750.000: /MDR:: writing Data=0x07
# 28000.000: /MDR:: writing Data=0x07
# 28000.000: /BUSJJNIT:: State C
# 28250.000: /MDR:: writing Data=0x07
# 28500.000: /MDR:: writing Data=0x07
# 28500.000: /BUSJJNIT:: state G
# 28750.000: /MDR:: writing Data=0x07
# 29000.000: /MDR:: writing Data=0x07
# 29000.000: /BUSJJNIT:: state P
# 29250.000: /MDR:: writing Data=0x07
# 29500.000: /MDR:: writing Data=0x07
# 29500.000: /BUSJJNIT:: state H
# 29750.000: /MDR:: writing Data=0x07
# 30000.000: /MDR:: writing Data=0x07
# 30000.000: /BUSJJNIT:: State A
# 30000.000: /BUSJJNIT:: Q[l] = OxaO
# 30250.000: /MDR:: writing
Data=0x07
# 30500.000: /MDR:: writing
Data=0x07
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# 30500.000: /BUSJJNIT:: state B
# 30500.000: /BUSJJNIT:: New addr = 7
# 30750.000: /MDR:: writing Data=0x07
# 31000.000: /MDR:: writing Data=0x07
# 31000.000: /BUSJJNIT:: state B
# 31000.000: /BUSJJNIT:: New addr = 7
# 31250.000: /MDR:: writing Data=0x07
# 31500.000: /BUSJJNIT:: state B
# 32000.000: /BUSJJNIT:: State A
# 32000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 32000.000: /BUSJJNIT:: Fill the prefetch
# 32500.000: /BUSJJNIT:: State C
# 33000.000: /BUSJJNIT:: State C
# 33500.000: /BUSJJNIT:: state G
# 34000.000: /BUSJJNIT:: state P
# 34500.000: /BUSJJNIT:: state H
# 35000.000: /BUSJJNIT:: State A
# 35000.000: /BUSJJNIT:: Q[0] = Oxba
# 35500.000: /BUSJJNIT:: state J
# 36000.000: /BUSJJNIT:: state J
# 36500.000: /INSTRJREG:: instr = Oxba
# 36500.000: /INSTRJREG:: instr (2 : 0 ) =0x07
# 36500.000: /INSTRJREG:: decode type = 0x02
# 36500.000: /BUSJJNIT:: state J
# 36750.000: /INSTRJREG:: instr = Oxba
# 36750.000: /INSTRJREG:: instr (2 : 0) =0x07
# 36750.000: /INSTRJREG:: decode type = 0x02




# 37500.000: /BUSJJNIT:: State A
# 37500.000: /BUSJJNIT:: Pre-fetch empty .. .
# 38000.000: /BUSJJNIT:: State C
# 38500.000: /BUSJJNIT:: State C
# 39000.000: /BUSJJNIT:: state G
# 39500.000: /BUSJJNIT:: state P
# 40000.000: /BUSJJNIT:: state H
# 40500.000: /BUSJJNIT:: state J
# 40750.000: /MDR:: reading Data=0x0a
# 41000.000: /MDR:: reading Data=0x0a
# 41000.000: /BUSJJNIT:: state J
# 41250.000: /MDR:: reading Data=0x0a
# 41500.000: /BUSJJNIT:: state J




# 42000 .000 /BUSJJNIT : : state F
# 42500 .000 /BUSJJNIT : : State A
# 42500 .000 /BUSJJNIT :: Pre-fetch empty...
# 42500 .000 /BUSJJNIT : : Fill the prefetch
# 42755 .000 /BUSJJNIT : : Got the default case in func swi
# 42755 .000 /MDR: : writing Data=0x0a
# 43000 .000 /MDR:: writing Data=0x0a
# 43000 .000 . /BUSJJNIT: : State C
# 43250 .000 /MDR: : writing Data=0x0a
# 43500 .000 /MDR: : writing Data=0x0a
# 43500 .000 /BUSJJNIT: : State C
# 43750 .000 /MDR: : writing Data=0x0a
# 44000 .000 /MDR: : writing Data=0x0a
# 44000 .000 /BUSJJNIT: : state G
# 44250 .000 /MDR: : writing Data=0x0a
# 44500 .000 /MDR:: writing Data=0x0a
# 44500 .000 /BUSJJNIT: : state P
# 44750 .000 /MDR: : writing Data=0x0a
# 45000 .000 /MDR: : writing Data=0x0a
# 45000 .000 /BUSJJNIT: : state H
# 45250 000 /MDR: : writing Data=0x0a
# 45500 000 /MDR: : writing Data=0x0a
# 45500 .000 /BUSJJNIT: : State A
# 45500 000 /BUSJJNIT:: Q[2] = OxaO
# 45750 000 /MDR: : writing Data=OxOa
# 46000 000 /MDR: : writing Data=OxOa
# 46000 000 /BUSJJNIT:: state B
# 46000 000 /BUSJJNIT: : New addr = a
# 46250 000 /MDR: : writing Data=OxOa
# 46500 000 /MDR: : writing Data=OxOa
# 46500 000 /BUSJJNIT:: state B
# 46500 000 /BUSJJNIT: : New addr = a
# 46750 000 /MDR: : writing Data=OxOa
# 47000 000: /BUSJJNIT : state B
# 47500 000: /BUSJJNIT : State A
# 47500. 000: /BUSJJNIT : Pre-fetch empty...
# 47500. 000: /BUSJJNIT : Fill the prefetch
# 48000. 000: /BUSJJNIT : State C
# 48500. 000: /BUSJJNIT : State C
# 49000. 000: /BUSJJNIT : state G
# 49500. 000: /BUSJJNIT. : state P
# 50000. 000: /BUSJJNIT: : state H
# 50500. 000: /BUSJJNIT: : State A
# 50500. 000: /BUSJJNIT: : Q[0]
= Oxbb
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# 51000.000: /BUSJJNIT:: state J
# 51500.000: /BUSJJNIT:: state J
# 52000.000: /INSTRJREG:: instr = Oxbb
52000.000: /INSTRJREG:: instr (2 : 0) =0x07
# 52000.000: /INSTR_REG: : decode type = 0x02
# 52000.000: /BUSJJNIT:: state J
# 52250.000: /INSTRJREG:: instr = Oxbb
# 52250.000: /INSTRJREG:: instr (2 : 0 ) =0x07
# 52250.000: /INSTRJREG:: decode type = 0x02
# 52500.000: /BUSJJNIT:: state F
# 52755.000: /MDR:: reading Data=Oxbb
reading Data=0xbb
reading Data=0xbb
# 53000.000: /BUSJJNIT:: State A
# 53000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 53500.000: /BUSJJNIT:: State C
# 54000.000: /BUSJJNIT:: State C
# 54500.000: /BUSJJNIT:: state G
# 55000.000: /BUSJJNIT:: state P
# 55500.000: /BUSJJNIT:: state H
# 56000.000: /BUSJJNIT:: state J
# 56250.000: /MDR:: reading Data=0x0d
# 56500.000: /MDR:: reading Data=0x0d
# 56500.000: /BUSJJNIT:: state J






# 58255.000: /MDR:: writing Data=0x0d
# 58500.000: /MDR:: writing Data=0x0d
# 58500.000: /BUSJJNIT:: State C
# 58750.000: /MDR:: writing Data=0x0d
# 59000.000: /MDR:: writing Data=0x0d
# 59000.000: /BUSJJNIT:: State C
# 59250.000: /MDR:: writing Data=0x0d
# 59500.000: /MDR:: writing Data=0x0d
# 59500.000: /BUSJJNIT:: state G
# 59750.000: /MDR:: writing Data=0x0d
# 60000.000: /MDR:: writing Data=0x0d
# 60000.000: /BUSJJNIT:: state P
# 60250.000: /MDR:: writing Data=0x0d
# 60500.000: /MDR:: writing Data=0x0d
# 60500.000: /BUSJJNIT:: state H
# 60750.000: /MDR:: writing Data=0x0d
# 61000.000: /MDR:: writing Data=0x0d




Pre-fetch empty. . .
Fill the prefetch
# 61000 .000 /BUSJJNIT : : State A
# 61000 .000 /BUSJJNIT : : Q[2] = OxaO
# 61250 .000 /MDR:: writing Data=0x0d
# 61500 .000 /MDR:: writing Data=0x0d
# 61500 .000 /BUSJJNIT : : state B
# 61500 .000 /BUSJJNIT : : New addr = d
# 61750 .000 /MDR:: writing Data=0x0d
# 62000 .000 /MDR: : writing Data=0x0d
# 62000 .000 /BUSJJNIT : : state B
# 62000 .000 /BUSJJNIT : : New addr = d
# 62250 .000 /MDR:: writing Data=0x0d
# 62500 .000 /BUSJJNIT : : state B
# 63000 .000 /BUSJJNIT : : State A
# 63000 .000 /BUSJJNIT : : Pre-fetch empty. . .
# 63000 .000 /BUSJJNIT : : Fill the prefetch
# 63500 .000 /BUSJJNIT : : State C
# 64000 .000 /BUSJJNIT : : State C
# 64500 .000 /BUSJJNIT : : state G
# 65000 .000 /BUSJJNIT : : state P
# 65500 .000 /BUSJJNIT : : state H
# 66000 .000 /BUSJJNIT : : State A
# 66000 000. /BUSJJNIT : Q[0] = Oxbc
# 66500 000: /BUSJJNIT : state J
# 67000 000: /BUSJJNIT : state J
# 67500 000: /INSTRJREC3: : instr = Oxbc
# 67500 000: /INSTRJREC3:: instr(2:0)=0x07
# 67500 000: / INSTRJREC3: : decode type = 0x0
# 67500 000: /BUSJJNIT : state J
# 67750 000: /INSTRJREC3: : instr = Oxbc
# 67750 000: / INSTRJREC3:: instr (2:0) =0x07
# 67750 000: / INSTRJREC3: : decode type = 0x0
# 68000. 000: /BUSJJNIT : state F
# 68255. 000: /MDR: : reeiding Data=0xbc
# 68255. 000: /MDR: : reeiding Data=0xbc
# 68500. 000: /MDR: : reeiding Data=0xbc
# 68500. 000: /BUSJJNIT: : State A
# 68500. 000: /BUSJJNIT: : Pre-fetch
empty. . .
# 69000. 000: /BUSJJNIT: : State C
# 69500. 000: /BUSJJNIT: : State C
# 70000. 000: /BUSJJNIT: : state G
# 70500. 000: /BUSJJNIT: : state
P
# 71000. 000: /BUSJJNIT: : state
H
# 71500. 000: /BUSJJNIT: : state J
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# 71750.000: /MDR:: reading Data=0xl0
# 72000.000: /MDR:: reading Data=0xl0
# 72000.000: /BUSJJNIT:: state J
# 72250.000: /MDR:: reading Data=0xl0
# 72500.000: /BUSJJNIT:: state J
# 73000.000: /BUSJJNIT:: state F
# 73500.000: /BUSJJNIT:: State A
# 73500.000: /BUSJJNIT:: Pre-fetch empty .. .
# 73500.000: /BUSJJNIT:: Fill the prefetch
# 73755.000: /MDR:: writing Data=0xl0
# 74000.000: /MDR:: writing Data=0xl0
# 74000.000: /BUSJJNIT:: State C
# 74250.000: /MDR:: writing Data=0xl0
# 74500.000: /MDR:: writing Data=0xl0
# 74500.000: /BUSJJNIT:: State C
# 74750.000: /MDR:: writing Data=0xl0
# 75000.000: /MDR:: writing Data=0xl0
# 75000.000: /BUSJJNIT:: state G
# 75250.000: /MDR:: writing Data=0xl0
# 75500.000: /MDR:: writing Data=0xl0
# 75500.000: /BUSJJNIT:: state P
# 75750.000: /MDR:: writing Data=0xl0
# 76000.000: /MDR:: writing Data=0xl0
# 76000.000: /BUSJJNIT:: state H
# 76250.000: /MDR:: writing Data=0xl0
# 76500.000: /MDR:: writing Data=0xl0
# 76500.000: /BUSJJNIT:: State A





/MDR: : writing Data=OxlO
/MDR: : writing Data=OxlO
/BUSJJNIT: : state B





/MDR: : writing Data=OxlO
/MDR:: writing Data=OxlO
/BUSJJNIT:: state B
/BUSJJNIT: : New addr =10
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# 80500. 000: /BUSJJNIT: : state P
# 81000. 000: /BUSJJNIT: : state H
# 81500. 000: /BUSJJNIT: : State A
# 81500. 000: /BUSJJNIT : : Q[0] = 0x00
# 82000. 000: /BUSJJNIT : : state J
# 82500. 000: /BUSJJNIT: : state J
# 83000. 000: / INSTRJREG : : instr = 0x00
# 83000. 000: /INSTRJREG :: instr (2:0) =0x00
# 83000. 000: /INSTRJREC : : decode type = 0x00
# 83000. 000: /BUSJJNIT: : state J
# 83250. 000: /INSTRJREC.: : instr = 0x00
# 83250 000: /INSTRJREG:: instr (2 : 0 ) =0x00
# 83250 000: /INSTRJREG:: decode type = 0x00
# 83500 000: /BUSJJNIT: : state F
# 84000 000: /BUSJJNIT: : State A
# 84000 000: /BUSJJNIT: : Pre-fetch empty...
# 84000 000: /BUSJJNIT: : Fill the prefetch
# 84500 000: /BUSJJNIT : State C
# 85000 000: /BUSJJNIT : State C
# 85500 000: /BUSJJNIT : state G
# 86000 000: /BUSJJNIT : state P
# 86500 .000: /BUSJJNIT : state H
# 87000 .000: /BUSJJNIT : state J
# 87500 .000: /BUSJJNIT : state J
# 88000 .000: / INSTRJREC3: : instr = OxaO
# 88000 .000: / INSTRJREC3:: instr(2:0)=0x04
# 88000 .000: / INSTRJREC3: : decode type
= 0x02
# 88000 .000: /BUSJJNIT : state J
# 88250 .000: / INSTRJREC3: : instr
= OxaO
# 88250 .000: /INSTRJREC3::
instr(2:0)=0x04
# 88250 .000: /INSTRJREC3::
decode type = 0x02
# 88500 .000: /BUSJJNIT : :
state F
# 89000 .000: /BUSJJNIT : :
State A
# 89000 .000: /BUSJJNIT ::
Pre-fetch empty...
# 89000 .000: /BUSJJNIT : :
Fill the prefetch
# 89500 .000: /BUSJJNIT : :
State C
# 90000 .000: /BUSJJNIT : :
State C
# 90500 .000: /BUSJJNIT :
: state G
# 91000 .000: /BUSJJNIT
: : state P
# 91500 .000:
/BUSJJNIT : : state H
# 92000 .000:
/BUSJJNIT : : State A
# 92000 .000:
/BUSJJNIT : : Q[2] = 0x00
# 92000 .000:
/BUSJJNIT : : Fill the
prefetch
# 92500 .000:
/BUSJJNIT : : State C
# 93000 .000:
/BUSJJNIT : : State C
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Q[2] = 0x00 Q[3] = 0x00 Q[0] = 0x00
# 98500.000: /BUSJJNIT:: State A
# 98500.000: /BUSJJNIT:: Q[2] = 0x00 Q[3] 0x00 Q[0] = 0x00
# 99000.000: /BUSJJNIT:: State A
# 99000.000: /BUSJJNIT:: Q[2] = 0x00 Q[3] 0x00 Q[0]
= 0x00
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#suba #$70 a=#$10, zero=neg=0, PSW=0x00
#ldb #$ff b=#$ff





















/CONTROLJJNIT: : Reset activated
/BUSJJNIT: : Reset Activated
/BUSJJNIT: : State C
/CONTROLJJNIT: : State T
/BUSJJNIT: : State C
/CONTROLJJNIT: : State T
/BUSJJNIT: : state G
/CONTROLJJNIT:: State T
/BUSJJNIT: : state P
/CONTROLJJNIT:: State T
/BUSJJNIT: : state I
/CONTROLJJNIT:: State T
/BUSJJNIT: : state O
/CONTROLJJNIT: : State T
/BUSJJNIT:: state L
/CONTROLJJNIT:: State T
/BUSJJNIT: : state D
/CONTROLJJNIT:: State T
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# 4500.000: /BUSJJNIT:: state N
# 4750.000: /CONTROLJJNIT:: State T
# 5000.000: /BUSJJNIT:: state N
# 5250.000: /CONTROLJJNIT:: State R
instr = 0x08
instr(2:0)=0x01












# 5750.000: /CONTROLJJNIT:: state U
# 6000.000: /BUSJJNIT:: State A
# 6000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 6000.000: /BUSJJNIT:: Fill the prefetch
# 6250.000: /CONTROLJJNIT:: State W
# 6500.000: /BUSJJNIT:: State C
# 6750.000: /CONTROLJJNIT:: State W
# 7000.000: /BUSJJNIT:: State C
# 7250.000: /CONTROLJJNIT:: State W
# 7500.000: /BUSJJNIT:: state G
# 7750.000: /CONTROLJJNIT:: State W
# 8000.000: /BUSJJNIT:: state P
# 8250.000: /CONTROLJJNIT:: State W
# 8500.000: /BUSJJNIT:: state H
# 8750.000: /CONTROLJJNIT:: State W
# 9000.000: /BUSJJNIT:: state J
# 9250.000: /MDR:: reading Data=0x00
# 9250.000: /CONTROLJJNIT:: State W
# 9500.000: /MDR:: reading Data=0x00
# 9500.000: /BUSJJNIT:: state J
# 9750.000: /MDR:: reading Data=0x00
# 9750.000: /CONTROLJJNIT:: State Y
# 10000.000: /BUSJJNIT:: state J
# 10250.000: /CONTROLJJNIT:: State Y
# 10500.000: /BUSJJNIT:: state F
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# 13000.000: /BUSJJNIT:: state P
# 13250.000: /CONTROLJJNIT:: State V
# 13500.000: /BUSJJNIT:: state H
# 13750.000: /CONTROLJJNIT:: State V
# 14000.000: /BUSJJNIT:: State A
# 14000.000: /BUSJJNIT:: Q[2] = Oxff
# 14250.000: /CONTROLJJNIT:: State V
# 14500.000: /BUSJJNIT:: state J
# 14750.000: /CONTROLJJNIT:: State V
# 15000.000: /BUSJJNIT:: state J
# 15250.000: /CONTROLJJNIT:: State E
# 15255.000: REGA:: reading Data = Oxff
# 15500.000: REGA:: reading Data = Oxff
# 15500.000: /BUSJJNIT:: state J
# 15750.000: REGA:: reading Data = Oxff
# 15750.000: /CONTROLJJNIT:: State A
# 16000.000: /BUSJJNIT:: state J
# 16250.000: /CONTROLJJNIT:: State A
# 16500.000: /BUSJJNIT:: state F
# 16750.000: /CONTROLJJNIT:: State A
# 17000.000: /BUSJJNIT:: State A
# 17000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 17000.000: /BUSJJNIT:: Fill the prefetch
# 17250.000: /CONTROLJJNIT:: State Q
# 17500.000: /BUSJJNIT:: State C
# 17750.000: /CONTROLJJNIT:: State Q
# 18000.000: /BUSJJNIT:: State C
# 18250.000: /CONTROLJJNIT:: State Q
# 18500.000: /BUSJJNIT:: state G
# 18750.000: /CONTROLJJNIT:: State Q
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# 21500.000: /BUSJJNIT:: state F
# 21750.000: /CONTROLJJNIT:: State W
# 21755.000: /MDR:: reading Data=0x54
# 22000.000: /MDR:: reading Data=0x54
# 22000.000: /BUSJJNIT:: State A
# 22000.000: /BUSJJNIT:: Pre-fetch empty . .
# 22250.000: /CONTROLJJNIT:: State W
# 22500.000: /BUSJJNIT:: State C
# 22750.000: /CONTROLJJNIT:: State W
# 23000.000: /BUSJJNIT:: State C
# 23250.000: /CONTROLJJNIT:: State W
# 23500.000: /BUSJJNIT:: state G
# 23750.000: /CONTROLJJNIT:: State W
# 24000.000: /BUSJJNIT:: state P
# 24250.000: /CONTROLJJNIT:: State W
# 24500.000: /BUSJJNIT:: state H
# 24750.000: /CONTROLJJNIT:: State W
# 25000.000: /BUSJJNIT:: state J
# 25250.000: /MDR:: reading Data=0x0f
# 25250.000: /CONTROLJJNIT:: State W
# 25500.000: /MDR:: reading Data=0x0f
# 25500.000: /BUSJJNIT:: state J
# 25750.000: /MDR:: reading Data=0x0f
# 25750.000: /CONTROLJJNIT:: State Y
# 26000.000: /BUSJJNIT:: state J
# 26250.000: /CONTROLJJNIT:: State Y
# 26500.000: /BUSJJNIT:: state F







# 27250.000: /CONTROLJJNIT:: State B
# 27255.000: REGA:: Writing Oxff on busl
# 27500.000: REGA:: Writing Oxff on busl
# 27500.000: /FLAGSJREG:: Just took iO as 04
# 27500.000: /BUSJJNIT:: State C
# 27505.000: REGA:: reading Data
= 0x00
# 27750.000: REGA:: reading Data
= 0x00
# 27750.000: /FLAGSJREG:: Just took iO as 04
# 27750.000: /CONTROLJJNIT:: State A
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/BUSJJNIT: : State A
/BUSJJNIT:: Q[l] = 0x40
# 30250.000: /CONTROLJJNIT:: State Q
# 30500.000: /BUSJJNIT:: state J
# 30750.000: /CONTROLJJNIT:: State Q
# 31000.000: /BUSJJNIT:: state J
# 31250.000: /CONTROLJJNIT:: State R
instr = 0x40
instr(2:0)=0x00












# 31750.000: /CONTROLJJNIT:: state U
# 32000.000: /BUSJJNIT:: state F
# 32250.000: /CONTROLJJNIT:: State W
# 32255.000: /MDR:: reading Data=0x40
# 32500.000: /MDR:: reading Data=0x40
# 32500.000: /BUSJJNIT:: State A
# 32500.000: /BUSJJNIT:: Pre-fetch empty .. .
# 32750.000: /CONTROLJJNIT:: State W
# 33000.000: /BUSJJNIT:: State C
# 33250.000: /CONTROLJJNIT:: State W
# 33500.000: /BUSJJNIT:: State C
# 33750.000: /CONTROLJJNIT:: State W
# 34000.000: /BUSJJNIT:: state G
# 34250.000: /CONTROLJJNIT:: State W
# 34500.000: /BUSJJNIT:: state P
# 34750.000: /CONTROLJJNIT:: State W
# 35000.000: /BUSJJNIT:: state H
# 35250.000: /CONTROLJJNIT:: State W
# 35500.000: /BUSJJNIT:: state J
# 35750.000: /MDR:: reading Data=0x00
# 35750.000: /CONTROLJJNIT:: State W
# 36000.000: /MDR:: reading Data=0x00
# 36000.000: /BUSJJNIT:: state J















Pre-fetch empty .. .
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# 37500.000: /BUSJJNIT:: Fill the prefetch
# 37750.000: /CONTROLJJNIT:: State V
# 38000.000: /BUSJJNIT:: State C
# 38250.000: /CONTROLJJNIT:: State V
# 38500.000: /BUSJJNIT:: State C
# 38750.000: /CONTROLJJNIT:: State V
# 39000.000: /BUSJJNIT:: state G
# 39250.000: /CONTROLJJNIT:: State V
# 39500.000: /BUSJJNIT:: state P
# 39750.000: /CONTROLJJNIT:: State V
# 40000.000: /BUSJJNIT:: state H
# 40250.000: /CONTROLJJNIT:: State V
# 40500.000: /BUSJJNIT:: State A
# 40500.000: /BUSJJNIT:: Q[3] = 0x80
# 40750.000: /CONTROLJJNIT:: State V
# 41000.000: /BUSJJNIT:: state J
# 41250.000: /CONTROLJJNIT:: State V
# 41500.000: /BUSJJNIT:: state J
# 41750.000: /CONTROLJJNIT:: State D
# 41755.000: /MDR:: reading Data=0x80
# 42000.000: /MDR:: reading Data=0x80
# 42000.000: /BUSJJNIT:: state J
# 42250.000: /MDR:: reading Data=0x80






Writing 0x00 on busl
writing Data=0x80
Writing 0x00 on busl
# 42500.000: /FLAGSJREG:: Just took iO as Oi




reading Data = 0x80
writing Data=0x80
reading Data = 0x80
# 42750.000: /FLAGSJREG:: Just took iO as 0(
# 42750.000: /CONTROLJJNIT:: State A
# 43000.000: /BUSJJNIT:: State A
# 43000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 43000.000: /BUSJJNIT:: Fill the prefetch
# 43250.000: /CONTROLJJNIT:: State Q
# 43500.000: /BUSJJNIT:: State C
# 43750.000: /CONTROLJJNIT:: State Q
# 44000.000: /BUSJJNIT:: State C
# 44250.000: /CONTROLJJNIT::
State Q
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instr = 0x48
instr(2:0)=0x01




decode type = 0x01
# 45250.000: /CONTROLJJNIT:: State Q
# 45500.000: /BUSJJNIT:: state H
# 45750.000: /CONTROLJJNIT:: State Q
# 46000.000: /BUSJJNIT:: state J
# 46250.000: /CONTROLJJNIT:: State Q
# 46500.000: /BUSJJNIT:: state J








# 47250.000: /CONTROLJJNIT:: state U
# 47500.000: /BUSJJNIT:: state F
# 47750.000: /CONTROLJJNIT:: State W
# 47755.000: /MDR:: reading Data=0x48
# 48000.000: /MDR:: reading Data=0x48
# 48000.000: /BUSJJNIT:: State A
# 48000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 48250.000: /CONTROLJJNIT:: State W
# 48500.000: /BUSJJNIT:: State C
# 48750.000: /CONTROLJJNIT:: State W
# 49000.000: /BUSJJNIT:: State C
# 49250.000: /CONTROLJJNIT:: State W
# 49500.000: /BUSJJNIT:: state G
# 49750.000: /CONTROLJJNIT:: State W
# 50000.000: /BUSJJNIT:: state P
# 50250.000: /CONTROLJJNIT:: State W
# 50500.000: /BUSJJNIT:: state H
# 50750.000: /CONTROLJJNIT:: State W
# 51000.000: /BUSJJNIT:: state J
# 51250.000: /MDR:: reading Data=0x00
# 51250.000: /CONTROLJJNIT:: State W
# 51500.000: /MDR:: reading Data=0x00
# 51500.000: /BUSJJNIT:: state J
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# 53500.000: /BUSJJNIT:: State C
# 53750.000: /CONTROLJJNIT:: State V
# 54000.000: /BUSJJNIT:: State C
# 54250.000: /CONTROLJJNIT:: State V
# 54500.000: /BUSJJNIT:: state G
# 54750.000: /CONTROLJJNIT:: State V
# 55000.000: /BUSJJNIT:: state P
# 55250.000: /CONTROLJJNIT:: State V
# 55500.000: /BUSJJNIT:: state H
# 55750.000: /CONTROLJJNIT:: State V
# 56000.000: /BUSJJNIT:: State A
# 56000.000: /BUSJJNIT:: Q[2] = 0x70
# 56250.000: /CONTROLJJNIT:: State V
# 56500.000: /BUSJJNIT:: state J
# 56750.000: /CONTROLJJNIT:: State V
# 57000.000: /BUSJJNIT:: state J
# 57250.000: /CONTROLJJNIT:: State D
# 57255.000: /MDR:: reading Data=0x7 0
# 57500.000: /MDR:: reading Data=0x70
# 57500.000: /BUSJJNIT:: state J
# 57750.000: /MDR:: reading Data=0x70
# 57750.000: /CONTROLJJNIT:: State B
# 57755.000: /MDR:: writing Data=0x7 0
# 57755.000: REGA:: Writing 0x80 on busl
# 58000.000: /MDR:: writing Data=0x70
# 58000.000: REGA:: Writing 0x80 on busl
# 58000.000: /FLAGSJREG:: Just took iO as 00
# 58000.000: /BUSJJNIT:: state F
# 58005.000: REGA:: reading Data = 0x10
writing Data=0x70
reading Data = 0x10
# 58250.000: /FLAGSJREG:: Just took iO as 00
# 58250.000: /CONTROLJJNIT:: State A
# 58500.000: /BUSJJNIT:: State A
# 58500.000: /BUSJJNIT:
# 58500.000: /BUSJJNIT:
# 58750.000: /CONTROLJJNIT:: State Q
# 59000.000: /BUSJJNIT:: State C
# 59250.000: /CONTROLJJNIT:: State Q
# 59500.000: /BUSJJNIT:: State C
# 59750.000: /CONTROLJJNIT::
State Q
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/BUSJJNIT: : state J
/CONTROLJJNIT:: State Q
/BUSJJNIT: : state J
/CONTROLJJNIT: : State R
/INSTRJREG:: instr = 0x08
/INSTRJREG:: instr (2 : 0) =0x01
/INSTRJREG:: decode type = 0x00
/BUSJJNIT: : state J
/INSTRJREG:: instr = 0x08
/INSTRJREG:: instr (2 : 0 ) =0x01
/INSTRJREG:: decode type = 0x00
/CONTROLJJNIT: : state U
/BUSJJNIT: : state F
/CONTROLJJNIT:: State W
/MDR: : reading Data=0x08
/MDR: : reading Data=0x08
/BUSJJNIT: : State A
/BUSJJNIT:: Pre-fetch empty .. .
/CONTROLJJNIT:: State W
/BUSJJNIT: : State C
/CONTROLJJNIT:: State W









/MDR: : reading Data=0xl0
/CONTROLJJNIT:: State W
/MDR: : reading Data=0xl0
/BUSJJNIT:: state J






/BUSJJNIT: : State A
/BUSJJNIT:: Pre-fetch empty...
/BUSJJNIT: : Fill the prefetch
/CONTROLJJNIT:: State V
/BUSJJNIT: : State C
/CONTROLJJNIT:: State V
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# 69500.000: /BUSJJNIT:: State C
# 69750.000: /CONTROLJJNIT:: State V
# 70000.000: /BUSJJNIT:: state G
# 70250.000: /CONTROLJJNIT:: State V
# 70500.000: /BUSJJNIT:: state P
# 70750.000: /CONTROLJJNIT:: State V
# 71000.000: /BUSJJNIT:: state H
# 71250.000: /CONTROLJJNIT:: State V
# 71500.000: /BUSJJNIT:: State A
# 71500.000: /BUSJJNIT:: Q[l] = Oxff
# 71750.000: /CONTROLJJNIT:: State V
# 72000.000: /BUSJJNIT:: state J
# 72250.000: /CONTROLJJNIT:: State V
# 72500.000: /BUSJJNIT:: state J
# 72750.000: /CONTROLJJNIT:: State E
# 72755.000: REGB:: Data = Oxff
# 73000.000: REGB:: Data = Oxff
# 73000.000: /BUSJJNIT:: state J
# 73250.000: REGB:: Data = Oxff
# 73250.000: /CONTROLJJNIT:: State A
# 73500.000: /BUSJJNIT:: state J
# 73750.000: /CONTROLJJNIT:: State A
# 74000.000: /BUSJJNIT:: state F
# 74250.000: /CONTROLJJNIT:: State A
# 74500.000: /BUSJJNIT:: State A
# 74500.000: /BUSJJNIT:: Pre-fetch empty . .
# 74500.000: /BUSJJNIT:: Fill the prefetch
# 747 50.000: /CONTROLJJNIT:: State Q
# 75000.000: /BUSJJNIT:: State C
# 75250.000: /CONTROLJJNIT:: State Q
# 75500.000: /BUSJJNIT:: State C
# 75750.000: /CONTROLJJNIT::
State Q





























decode type = 0x01
state J
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# 78750.000: /INSTRJREG:: instr = 0x40
# 78750.000: /INSTRJREG:: instr (2 : 0 ) =0x00
# 78750.000: /INSTRJREG:: decode type = 0x01
# 78750.000: /CONTROLJJNIT:: state U
# 79000.000: /BUSJJNIT:: state F
# 79250.000: /CONTROLJJNIT:: State W
# 79255.000: /MDR:: reading Data=0x40
# 79500.000: /MDR:: reading Data=0x40
# 79500.000: /BUSJJNIT:: State A
# 79500.000: /BUSJJNIT:: Pre-fetch empty .. .
# 79750.000: /CONTROLJJNIT:: State W
# 80000.000: /BUSJJNIT:: State C
# 80250.000: /CONTROLJJNIT:: State W
# 80500.000: /BUSJJNIT:: State C
# 80750.000: /CONTROLJJNIT:: State W
# 81000.000: /BUSJJNIT:: state G
# 81250.000: /CONTROLJJNIT:: State W
# 81500.000: /BUSJJNIT:: state P
# 81750.000: /CONTROLJJNIT:: State W
# 82000.000: /BUSJJNIT:: state H
# 82250.000: /CONTROLJJNIT:: State W
# 82500.000: /BUSJJNIT:: state J
# 82750.000: /MDR:: reading Data=0xl0
# 82750.000: /CONTROLJJNIT:: State W
# 83000.000: /MDR:: reading Data=0xl0
# 83000.000: /BUSJJNIT:: state J
# 83250.000: /MDR:: reading Data=0xl0
# 83250.000: /CONTROLJJNIT:: State
Y










Pre-fetch empty .. .
# 84500.000:

























87500.000: /BUSJJNIT:: State A
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# 87500.000: /BUSJJNIT:: Q[0] = 0x01
# 87750.000: /CONTROLJJNIT:: State V
# 88000.000: /BUSJJNIT:: state J
# 88250.000: /CONTROLJJNIT:: State V
# 88500.000: /BUSJJNIT:: state J
# 88750.000: /CONTROLJJNIT:: State D
# 88755.000: /MDR:: reading Data=0x01
# 89000.000: /MDR:: reading Data=0x01
# 89000.000: /BUSJJNIT:: state J
# 89250.000: /MDR:: reading Data=0x01
# 89250.000: /CONTROLJJNIT:: State B
# 89255.000: /MDR:: writing Data=0x01
# 89255.000: REGB:: Writing Oxff on busl
# 89500.000: /MDR:: writing Data=0x01
# 89500.000: /FLAGSJREG:: Just took iO as 05
# 89500.000: REGB:: Writing Oxff on busl
# 89500.000: /BUSJJNIT:: state F
# 89505.000: REGB:: Data = 0x00
# 89750.000: /MDR:: writing Data=0x01
# 89750.000: /FLAGSJREG:: Just took iO as 05
# 89750.000: REGB:: Data = 0x00
# 89750.000: /CONTROLJJNIT:: State A
# 90000.000: /BUSJJNIT:: State A
# 90000.000: /BUSJJNIT
# 90000.000: /BUSJJNIT
# 90250.000: /CONTROLJJNIT:: State Q
# 90500.000: /BUSJJNIT:: State C
# 90750.000: /CONTROLJJNIT:: State Q
# 91000.000: /BUSJJNIT:: State C
# 91250.000: /CONTROLJJNIT:: State Q
# 91500.000: /BUSJJNIT:: state G
# 91750.000: /CONTROLJJNIT:: State Q
# 92000.000: /BUSJJNIT:: state P
# 92250.000: /CONTROLJJNIT:: State Q
# 92500.000: /BUSJJNIT:: state H
# 92750.000: /CONTROLJJNIT::
State Q
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# 94250.000: /INSTRJREG:: decode type = 0x00
# 94250.000: /CONTROLJJNIT:: state U
# 94250.000: /CONTROLJJNIT:: Nop.. next state = A
The Design
and Implementation of an 8 bit CMOS





























program is used to test the OR, XOR and AND instructions
#ldb #$00
#orb #$ff b=#$ff, neg=l,PSW=0x0
#xorb #$55 b=#$aa, neg=l, PSW=0x0
#andb #$44 b=#$00, zero=l, PSW=0x04
#ldc #$00 c=#$00



















/CONTROLJJNIT: : State A
/CONTROLJJNIT: : Reset activated
/BUSJJNIT: : Reset Activated





/CONTROLJJNIT: : State T
/BUSJJNIT: : state P
/CONTROLJJNIT: : State T
/BUSJJNIT: : state I
/CONTROLJJNIT:: State T
/BUSJJNIT:: state O
/CONTROLJJNIT: : State T
/BUSJJNIT:: state L
/CONTROLJJNIT:: State T
/BUSJJNIT: : state D
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# 4250 .000: /CONTROLJJNIT:: State T
# 4500 .000: /BUSJJNIT: : state N
# 4750 .000: /CONTROLJJNIT: : State T
# 5000 000: /BUSJJNIT: : state N
# 5250 000: /CONTROLJJNIT:: State R
# 5500 000: /INSTRJREG : instr = 0x08
# 5500 000: /INSTRJREG : instr(2:0)=0x01
# 5500 000: /INSTRJREG : decode type = 0x00
# 5500 000: /BUSJJNIT: state N
# 5750 000: / INSTRJREG : instr = 0x08
# 5750 000: /INSTRJREG : instr(2:0)=0x01
# 5750 000: /INSTRJREG : decode type = 0x00
# 5750 000: /CONTROLJJNIT:: state U
# 6000 000: /BUSJJNIT: : State A
# 6000 000: /BUSJJNIT:: Pre-fetch empty...
# 6000 000: /BUSJJNIT: : Fill the prefetch
# 6250 000: /CONTROLJJNIT: : State W
# 6500 000: /BUSJJNIT: : State C
# 6750. 000: /CONTROLJJNIT:: State W
# 7000. 000: /BUSJJNIT: : State C
# 7250. 000: /CONTROLJJNIT:: State W
# 7500. 000: /BUSJJNIT: : state G
# 7750. 000: /CONTROLJJNIT:: State W
# 8000. 000: /BUSJJNIT: : state P
# 8250. 000: /CONTROLJJNIT:: State W
# 8500. 000: /BUSJJNIT: : state H
# 8750. 000: /CONTROLJJNIT: : State W
# 9000. 000: /BUSJJNIT: : state J
# 9250. 000: /MDR: : reading Data=0xl0
# 9250. 000: /CONTROLJJNIT:: State W
# 9500. 000: /MDR: : reading Data=0xl0
# 9500. 000: /BUSJJNIT:: state J
# 9750. 000: /MDR:: reading Data=0xl0
# 9750. 000: /CONTROLJJNIT:: State Y
# 10000 .000 /BUSJJNIT: : state J
# 10250 .000 /CONTROLJJNIT: : State Y
# 10500 .000 /BUSJJNIT: : state F
# 10750 .000 /CONTROLJJNIT:: State Y
# 11000 .000 /BUSJJNIT:: State A
# 11000 .000 /BUSJJNIT:: Pre-fetch empty...
# 11000 .000: /BUSJJNIT: : Fill the prefetch
# 11250 .000: /CONTROLJJNIT:: State V
# 11500 .000: /BUSJJNIT:: State C
# 11750 .000: /CONTROLJJNIT:: State V
# 12000 .000: /BUSJJNIT: : State C
# 12250 .000: /CONTROLJJNIT: : State V
# 12500 .000: /BUSJJNIT: : state G
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# 12750. 000: /CONTROLJJNIT: : State V
# 13000. 000: /BUSJJNIT: : state P
# 13250. 000: /CONTROLJJNIT: : State V
# 13500. 000: /BUSJJNIT: : state H
# 13750. 000: /CONTROLJJNIT:: State V
# 14000. 000: /BUSJJNIT: : State A
# 14000. 000: /BUSJJNIT:: Q[2) = 0x00
# 14250. 000: /CONTROLJJNIT:: State V
# 14500 000: /BUSJJNIT: : state J
# 14750 000: /CONTROLJJNIT: : State V
# 15000 000: /BUSJJNIT: : state J
# 15250 000: /CONTROLJJNIT:: State E
# 15255 000: REGB: : Data = 0x00
# 15500 000: REGB: : Data = 0x00
# 15500 000: /BUSJJNIT:: state J
# 15750 000: REGB: : Data = 0x00
# 15750 000: /CONTROLJJNIT: : State A
# 16000 000: /BUSJJNIT:: state J
# 16250 000: /CONTROLJJNIT:: State A
# 16500 000: /BUSJJNIT:: state F
# 16750 000: /CONTROLJJNIT: : State A
# 17000 000: /BUSJJNIT:: State A
# 17000 000: /BUSJJNIT:: Pre-fetch empty. . .
# 17000 .000: /BUSJJNIT:: Fill the ]orefetch
# 17250 .000: /CONTROLJJNIT:: State Q
# 17500 .000: /BUSJJNIT:: State C
# 17750 .000: /CONTROLJJNIT: : State Q
# 18000 .000: /BUSJJNIT: : State C
# 18250 .000: /CONTROLJJNIT:: State Q
# 18500 .000: /BUSJJNIT: : state G
# 18750 .000: /CONTROLJJNIT:: State Q
# 19000 .000: /BUSJJNIT: : state P
# 19250 .000: /CONTROLJJNIT: :
State Q
# 19500 .000: /BUSJJNIT:: state H
# 19750 .000: /CONTROLJJNIT::
State Q




# 20500 .000: /BUSJJNIT::
state J
# 20750 .000:
/CONTROLJJNIT: : State R
# 21000 .000:
/INSTRJREG:: instr = 0x60
# 21000 .000: / INSTRJREG : :




# 21000 .000: /BUSJJNIT:
: state J
# 21250 .000:




/INSTRJREG:: decode type = 0x01
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# 21250.000: /CONTROLJJNIT:: state U
# 21500.000: /BUSJJNIT:: state F
# 21750.000: /CONTROLJJNIT:: State W
# 21755.000: /MDR:: reading Data=0x60
# 22000.000: /MDR:: reading Data=0x60
# 22000.000: /BUSJJNIT:: State A
# 22000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 22250.000: /CONTROLJJNIT:: State W
# 22500.000: /BUSJJNIT:: State C
# 22750.000: /CONTROLJJNIT:: State W
# 23000.000: /BUSJJNIT:: State C
# 23250.000: /CONTROLJJNIT:: State W
# 23500.000: /BUSJJNIT:: state G
# 23750.000: /CONTROLJJNIT:: State W
# 24000.000: /BUSJJNIT:: state P
# 24250.000: /CONTROLJJNIT:: State W
# 24500.000: /BUSJJNIT:: state H
# 24750.000: /CONTROLJJNIT:: State W
# 25000.000: /BUSJJNIT:: state J
# 25250.000: /MDR:: reading Data=0xl0
# 25250.000: /CONTROLJJNIT:: State W
# 25500.000: /MDR:: reading Data=0xl0
# 25500.000: /BUSJJNIT:: state J
# 25750.000: /MDR:: reading Data=0xl0
# 25750.000: /CONTROLJJNIT:: State Y
# 26000.000: /BUSJJNIT:: state J
# 26250.000: /CONTROLJJNIT:: State Y
# 26500.000: /BUSJJNIT:: state F
# 267 50.000: /CONTROLJJNIT:: State Y
# 27000.000: /BUSJJNIT:: State A
# 27000.000: /BUSJJNIT::
Pre-fetch empty .. .



























30000.000: /BUSJJNIT:: Q[l] = Oxff
#
30250.000: /CONTROLJJNIT:: State V
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# 30500.000: /BUSJJNIT:: state J
# 30750.000: /CONTROLJJNIT:: State V
# 31000.000: /BUSJJNIT:: state J
# 31250.000: /CONTROLJJNIT:: State D
# 31255.000: /MDR:: reading Data=0xff
# 31500.000: /MDR:: reading Data=0xff
# 31500.000: /BUSJJNIT:: state J
# 31750.000: /MDR:: reading Data=0xff





Writing 0x00 on busl
writing Data=0xff
# 32000.000: /FLAGSJREG:: Just took iO as 08
# 32000.000: REGB:: Writing 0x00 on busl
# 32000.000: /BUSJJNIT:: state F
# 32005.000: REGB:: Data = Oxff
# 32250.000: /MDR:: writing Data=0xff
# 32250.000: /FLAGSJREG:: Just took iO as 08
# 32250.000: REGB:: Data = Oxff
# 32250.000: /CONTROL UNIT:: State A
State A





# 32750.000: /CONTROLJJNIT:: State Q
# 33000.000: /BUSJJNIT:: State C
# 33250.000: /CONTROLJJNIT:: State Q
# 33500.000: /BUSJJNIT:: State C
# 33750.000: /CONTROLJJNIT:: State Q
# 34000.000: /BUSJJNIT:: state G
# 34250.000: /CONTROLJJNIT:: State Q
# 34500.000: /BUSJJNIT:: state P
# 34750.000: /CONTROLJJNIT:: State Q
# 35000.000: /BUSJJNIT:: state H
# 35250.000: /CONTROLJJNIT:: State Q
# 35500.000: /BUSJJNIT:: state J
# 35750.000: /CONTROLJJNIT:: State Q
# 36000.000: /BUSJJNIT:: state J
# 36250.000: /CONTROLJJNIT::
State R








36750.000: /CONTROLJJNIT:: state U
#
37000.000: /BUSJJNIT:: state F
instr = 0x68
instr(2:0)=0x05




decode type = 0x01
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# 37250.000: /CONTROLJJNIT:: State W
* 37255.000: /MDR:: reading Data=0x68
# 37500.000: /MDR:: reading Data=0x68
# 37500.000: /BUSJJNIT:: State A
# 37500.000: /BUSJJNIT:: Pre-fetch empty .. .
# 37750.000: /CONTROLJJNIT:: State W
# 38000.000: /BUSJJNIT:: State C
# 38250.000: /CONTROLJJNIT:: State W
# 38500.000: /BUSJJNIT:: State C
# 38750.000: /CONTROLJJNIT:: State W
# 39000.000: /BUSJJNIT:: state G
# 39250.000: /CONTROLJJNIT:: State W
# 39500.000: /BUSJJNIT:: state P
# 39750.000: /CONTROLJJNIT:: State W
# 40000.000: /BUSJJNIT:: state H
# 40250.000: /CONTROLJJNIT:: State W
# 40500.000: /BUSJJNIT:: state J
# 40750.000: /MDR:: reading Data=0xl0
# 40750.000: /CONTROLJJNIT:: State W
# 41000.000: /MDR:: reading Data=0xl0
# 41000.000: /BUSJJNIT:: state J
# 41250.000: /MDR:: reading Data=0xl0
# 41250.000: /CONTROLJJNIT:: State Y
# 41500.000: /BUSJJNIT:: state J
# 41750.000: /CONTROLJJNIT:: State Y
# 42000.000: /BUSJJNIT:: state F
# 42250.000: /CONTROLJJNIT:: State Y
# 42500.000: /BUSJJNIT:: State A
# 42500.000: /BUSJJNIT:: Pre-fetch empty .. .
# 42500.000: /BUSJJNIT:: Fill the prefetch
# 42750.000: /CONTROLJJNIT:: State V
# 43000.000: /BUSJJNIT:: State C
# 43250.000: /CONTROLJJNIT:: State V
# 43500.000: /BUSJJNIT:: State C
# 43750.000: /CONTROLJJNIT:: State V
# 44000.000: /BUSJJNIT:: state G
# 44250.000: /CONTROLJJNIT:: State V
# 44500.000: /BUSJJNIT:: state P
# 44750.000: /CONTROLJJNIT:: State
V
# 45000.000: /BUSJJNIT:: state H
# 45250.000: /CONTROLJJNIT::
State V
# 45500.000: /BUSJJNIT:: State
A






/BUSJJNIT: : state J
/CONTROLJJNIT:: State V
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* 46500.000: /BUSJJNIT:: state J
# 467 50.000: /CONTROLJJNIT:: State D
# 46755.000: /MDR:: reading Data=0x55
# 47000.000: /MDR:: reading Data=0x55
# 47000.000: /BUSJJNIT:: state J
# 47250.000: /MDR:: reading Data=0x55






: Writing Oxff on busl
: writing Data=0x55
# 47500.000: /FLAGSJREG:: Just took iO as 08
# 47500.000: REGB:: Writing Oxff on busl
# 47500.000: /BUSJJNIT:: state F
# 47505.000: REGB:: Data = Oxaa
# 47750.000: /MDR:: writing Data=0x55
# 47750.000: /FLAGSJREG:: Just took iO as 08
# 47750.000: REGB:: Data = Oxaa
# 47750.000: /CONTROLJJNIT:: State A
# 48000.000: /BUSJJNIT:: State A
# 48000.000: /BUSJJNIT:: Pre-fetch empty...
# 48000.000: /BUSJJNIT:: Fill the prefetch
# 48250.000: /CONTROLJJNIT:: State Q
# 48500.000: /BUSJJNIT:: State C
# 48750.000: /CONTROLJJNIT:: State Q
# 49000.000: /BUSJJNIT:: State C
# 49250.000: /CONTROLJJNIT::
State Q











































52500.000: /BUSJJNIT:: state F
#
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# 53 000.000: /MDR:: reading Data=0x58
# 53000.000: /BUSJJNIT:: State A
# 53000.000: /BUSJJNIT:: Pre-fetch empty . .
* 53250.000: /CONTROLJJNIT:: State W
# 53500.000: /BUSJJNIT:: State C
# 53750.000: /CONTROLJJNIT:: State W
# 54000.000: /BUSJJNIT:: State C
# 54250.000: /CONTROLJJNIT:: State W
# 54500.000: /BUSJJNIT:: state G
# 54750.000: /CONTROLJJNIT:: State W
# 55000.000: /BUSJJNIT:: state P
# 55250.000: /CONTROLJJNIT:: State W
# 55500.000: /BUSJJNIT:: state H
# 55750.000: /CONTROLJJNIT:: State W
# 56000.000: /BUSJJNIT:: state J
# 56250.000: /MDR:: reading Data=0xl0
# 56250.000: /CONTROLJJNIT:: State W
# 56500.000: /MDR:: reading Data=0xl0
# 56500.000: /BUSJJNIT:: state J
# 56750.000: /MDR:: reading Data=0xl0
# 56750.000: /CONTROLJJNIT:: State Y
# 57000.000: /BUSJJNIT:: state J
# 57250.000: /CONTROLJJNIT:: State Y
# 57500.000: /BUSJJNIT:: state F
# 57750.000: /CONTROLJJNIT:: State Y
# 58000.000: /BUSJJNIT:: State A
# 58000.000: /BUSJJNIT:: Pre-fetch empty .. .
# 58000.000: /BUSJJNIT:: Fill the prefetch
# 58250.000: /CONTROLJJNIT:: State V
# 58500.000: /BUSJJNIT:: State C
# 58750.000: /CONTROLJJNIT:: State V
# 59000.000: /BUSJJNIT:: State C
# 59250.000: /CONTROLJJNIT:: State V
# 59500.000: /BUSJJNIT:: state G
# 59750.000: /CONTROLJJNIT:: State V
# 60000.000: /BUSJJNIT:: state P
# 60250.000: /CONTROLJJNIT:: State V
# 60500.000: /BUSJJNIT:: state H
# 60750.000: /CONTROLJJNIT:: State
V
# 61000.000: /BUSJJNIT:: State A









62000.000: /BUSJJNIT:: state J
#
62250.000: /CONTROLJJNIT:: State D
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# 62255. 000: /MDR:: reading Data=0x44
# 62500. 000: /MDR:: reading Data=0x44
# 62500 000: /BUSJJNIT: : state J
# 62750 000: /MDR:: reading Data=0x44
# 62750 000: /CONTROLJJNIT:: State B
# 62755 000: /MDR:: writing Data=0x44
# 62755 000: REGB: : Writing Oxaa on busl
# 63000 000: /MDR:: writing Data=0x44
# 63000 000: /FLAGSJREG:: Just took iO as 04
# 63000 000: REGB:: Writing Oxaa on busl
# 63000 000: /BUSJJNIT: : state F
# 63005 .000: REGB: : Data = 0x00
# 63250 .000: /MDR: : writing Data=0x44
# 63250 .000: /FLAGSJREG:: Just took iO as 04
# 63250 .000: REGB: : Data = 0x00
# 63250 .000: /CONTROLJJNIT:: State A
# 63500 .000: /BUSJJNIT: : State A
# 63500 .000: /BUSJJNIT:: Pre-fetch empty...
# 63500 .000: /BUSJJNIT:: Fill the prefetch
# 63750 .000: /CONTROLJJNIT:: State Q
# 64000 .000: /BUSJJNIT: : State C
# 64250 .000: /CONTROLJJNIT: : State Q
# 64500 .000: /BUSJJNIT:: State C
# 64750 .000: /CONTROLJJNIT:: State Q
# 65000 .000: /BUSJJNIT:: state G
# 65250 .000: /CONTROLJJNIT:: State Q
# 65500 .000: /BUSJJNIT: : state P
# 65750 .000: /CONTROLJJNIT:: State Q
# 66000 .000: /BUSJJNIT:: state H
# 66250 .000: /CONTROLJJNIT:: State Q
# 66500 000: /BUSJJNIT:: state J
# 66750 .000: /CONTROLJJNIT: : State Q
# 67000 000: /BUSJJNIT:: state J
# 67250 000: /CONTROLJJNIT:: State R
# 67500 000: / INSTRJREG : instr = 0x08
# 67500 000: /INSTRJREG : instr(2:0)=0x01
# 67500 000: / INSTRJREG : decode type
= 0x00
# 67500 000: /BUSJJNIT: state J
# 67750 000: /INSTRJREG : instr
= 0x08
# 67750 000: /INSTRJREG : instr (2:0) =0x01
# 67750 000: / INSTRJREG : decode type
= 0x00
# 67750 000: /CONTROLJJNIT: :
state U
# 68000 000: /BUSJJNIT:: state F
# 68250 000: /CONTROLJJNIT: : State
W
# 68255 000: /MDR:: reading
Data=0x08
# 68500 000: /MDR:: reading
Data=0x08
# 68500 000: /BUSJJNIT: State A
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# 68500.000: /BUSJJNIT:: Pre-fetch empty .. ,
# 68750.000: /CONTROLJJNIT:: State W
# 69000.000: /BUSJJNIT:: State C
# 69250.000: /CONTROLJJNIT:: State W
# 69500.000: /BUSJJNIT:: State C
# 69750.000: /CONTROLJJNIT:: State W
# 70000.000: /BUSJJNIT:: state G
# 70250.000: /CONTROLJJNIT:: State W
# 70500.000: /BUSJJNIT:: state P
# 70750.000: /CONTROLJJNIT:: State W
# 71000.000: /BUSJJNIT:: state H
# 71250.000: /CONTROLJJNIT:: State W
# 71500.000: /BUSJJNIT:: state J
# 71750.000: /MDR:: reading Data=0x20
# 71750.000: /CONTROLJJNIT:: State W
# 72000.000: /MDR:: reading Data=0x20
# 72000.000: /BUSJJNIT:: state J
# 72250.000: /MDR:: reading Data=0x2 0
# 72250.000: /CONTROLJJNIT:: State Y
# 72500.000: /BUSJJNIT:: state J
# 72750.000: /CONTROLJJNIT:: State Y
# 73000.000: /BUSJJNIT:: state F
# 73250.000: /CONTROLJJNIT:: State Y
# 73500.000: /BUSJJNIT:: State A
# 73500.000: /BUSJJNIT:: Pre-fetch empty .. .
# 73500.000: /BUSJJNIT:: Fill the prefetch
# 73750.000: /CONTROLJJNIT:: State V
# 74000.000: /BUSJJNIT:: State C
# 74250.000: /CONTROLJJNIT:: State V
# 74500.000: /BUSJJNIT:: State C
# 74750.000: /CONTROLJJNIT:: State V
# 75000.000: /BUSJJNIT:: state G
# 75250.000: /CONTROLJJNIT:: State V
# 75500.000: /BUSJJNIT:: state P
# 75750.000: /CONTROLJJNIT:: State V
# 76000.000: /BUSJJNIT:: state H
# 76250.000: /CONTROLJJNIT:: State V
# 76500.000: /BUSJJNIT:: State A
# 76500.000: /BUSJJNIT:: Q[2] = 0x00
# 76750.000: /CONTROLJJNIT:: State V
# 77000.000: /BUSJJNIT:: state J
# 77250.000: /CONTROLJJNIT:: State V
# 77500.000: /BUSJJNIT:: state J
# 77750.000: /CONTROLJJNIT:: State E
# 77755.000: REGC:: reading Data = 0x00
# 78000.000: REGC:: reading Data = 0x00
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# 78000.000: /BUSJJNIT:: state J
# 78250.000: REGC:: reading Data = 0x00
# 78250.000: /CONTROLJJNIT:: State A
# 78500.000: /BUSJJNIT:: state J
# 78750.000: /CONTROLJJNIT:: State A
# 79000.000: /BUSJJNIT:: state F
# 79250.000: /CONTROLJJNIT:: State A
# 79500.000: /BUSJJNIT:: State A
# 79500.000: /BUSJJNIT:: Pre-fetch empty .. .
# 79500.000: /BUSJJNIT:: Fill the prefetch
# 79750.000: /CONTROLJJNIT:: State Q
# 80000.000: /BUSJJNIT:: State C
# 80250.000: /CONTROLJJNIT:: State Q
# 80500.000: /BUSJJNIT:: State C
# 80750.000: /CONTROLJJNIT:: State Q
# 81000.000: /BUSJJNIT:: state G
# 81250.000: /CONTROLJJNIT:: State Q
# 81500.000: /BUSJJNIT:: state P
# 81750.000: /CONTROLJJNIT:: State Q
# 82000.000: /BUSJJNIT:: state H
# 82250.000: /CONTROLJJNIT:: State Q
# 82500.000: /BUSJJNIT:: state J
# 82750.000: /CONTROLJJNIT:: State Q
# 83000.000: /BUSJJNIT:: state J
# 83250.000: /CONTROLJJNIT:: State R
instr = 0x68
instr(2:0)=0x05












# 83750.000: /CONTROLJJNIT:: state U
# 84000.000: /BUSJJNIT:: state F
# 84250.000: /CONTROLJJNIT:: State W
# 84255.000: /MDR:: reading Data=0x68
# 84500.000: /MDR:: reading Data=0x68
# 84500.000: /BUSJJNIT:: State A
# 84500.000: /BUSJJNIT:: Pre-fetch empty
# 84750.000: /CONTROLJJNIT:: State W
# 85000.000: /BUSJJNIT:: State C
# 85250.000: /CONTROLJJNIT:: State W
# 85500.000: /BUSJJNIT:: State C
# 85750.000: /CONTROLJJNIT:: State W
# 86000.000: /BUSJJNIT:: state G
# 86250.000: /CONTROLJJNIT:: State W
# 86500.000: /BUSJJNIT:: state P
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/BUSJJNIT: : state H
/CONTROLJJNIT: : State W




/BUSJJNIT: : state J
/MDR:-. reading Data=0x20
/CONTROLJJNIT: : State Y
/BUSJJNIT:: state J
/CONTROLJJNIT:: State Y
/BUSJJNIT: : state F
/CONTROLJJNIT:: State Y
/BUSJJNIT: : State A
/BUSJJNIT:: Pre-fetch empty...
/BUSJJNIT:: Fill the prefetch
/CONTROLJJNIT:: State V
/BUSJJNIT: : State C
/CONTROLJJNIT:: State V
/BUSJJNIT: : State C
/CONTROLJJNIT:: State V
/BUSJJNIT: : state G
/CONTROLJJNIT:: State V
/BUSJJNIT: : state P
/CONTROLJJNIT:: State V
/BUSJJNIT: : state H
/CONTROLJJNIT:: State V
/BUSJJNIT:: State A
/BUSJJNIT:: Q[l] = Oxaa
# 92750.000: /CONTROLJJNIT:: State V
# 93000.000: /BUSJJNIT:: state J
# 93250.000: /CONTROLJJNIT:: State V
# 93500.000: /BUSJJNIT:: state J
# 93750.000: /CONTROLJJNIT:: State D
# 93755.000: /MDR:: reading Data=0xaa
# 94000.000: /MDR:: reading Data=0xaa
# 94000.000: /BUSJJNIT:: state J
# 94250.000: /MDR:: reading Data=0xaa
# 94250.000: /CONTROLJJNIT:: State B
# 94255.000: /MDR:: writing Data=0xaa
# 94255.000: REGC:: Writing 0x00 on busl
# 94500.000: /MDR:: writing Data=0xaa
# 94500.000: /FLAGSJREG:: Just took iO
as Oi
# 94500.000: REGC:: Writing 0x00 on busl
# 94500.000: /BUSJJNIT:: state F
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REGC : : reading Data = Oxaa
/MDR: : writing Data=Oxaa
/FLAGSJREG:: Just took iO as 08
REGC : : reading Data = Oxaa
/CONTROLJJNIT:: State A
/BUSJJNIT: : State A
/BUSJJNIT:: Pre-fetch empty .. .
/BUSJJNIT:: Fill the prefetch
/CONTROLJJNIT:: State Q
/BUSJJNIT: : State C
/CONTROLJJNIT:: State Q
/BUSJJNIT: : State C
/CONTROLJJNIT:: State Q
/BUSJJNIT: : state G
/CONTROLJJNIT:: State Q
/BUSJJNIT: : state P
/CONTROLJJNIT:: State Q
/BUSJJNIT: : state H
/CONTROLJJNIT:: State Q
/BUSJJNIT: : state J
/CONTROLJJNIT:: State Q
/BUSJJNIT: : state J
/CONTROLJJNIT:: State R
/INSTRJREG:: instr = 0x00
/INSTRJREG:: instr (2 : 0 ) =0x00
/INSTRJREG:: decode type = 0x00
/BUSJJNIT: : state J
/INSTRJREG:: instr = 0x00
/INSTRJREG:: instr (2 : 0) =0x00
/INSTRJREG:: decode type = 0x00
/CONTROLJJNIT: : state U
/CONTROLJJNIT:: Nop..next state = A
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